Logo
Explore Mirrors Help
Sign In
6502/llvm-6502
1
0
Fork 0
You've already forked llvm-6502
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2025-12-20 03:17:48 +00:00
Code Issues Projects Releases Wiki Activity
Files
e23370402ca873c3115bd2cb761005b53d82feea
llvm-6502/test/CodeGen
History
Reid Kleckner e23370402c [WinEH] Insert the EH code load before the block terminator
The previous code put the load after the terminator, leading to invalid
IR and downstream crashes. This caused http://crbug.com/506446.

git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@241509 91177308-0d34-0410-b5e6-96231b3b80d8
2015-07-06 21:13:43 +00:00
..
AArch64
Fix an overly aggressive assertion in getCopyFromPartsVector.
2015-07-02 23:23:52 +00:00
AMDGPU
AMDGPU/SI: Add debugging subtarget feature for DS offsets
2015-07-06 16:01:58 +00:00
ARM
llvm/test/CodeGen/ARM/fnattr-trap.ll: Add -mtriple, to appease targeting *-win32.
2015-07-03 08:21:38 +00:00
BPF
…
CPP
…
Generic
llc: Add a 'run-pass' option.
2015-07-06 17:44:26 +00:00
Hexagon
…
Inputs
…
Mips
…
MIR
MIR Serialization: Serialize MBB successors.
2015-06-30 18:16:42 +00:00
MSP430
…
NVPTX
[NVPTX] expand extload/truncstore for vectors of floats
2015-07-01 21:32:42 +00:00
PowerPC
Add missing builtins to the PPC back end for ABI compliance (vol. 2)
2015-07-05 06:03:51 +00:00
SPARC
…
SystemZ
…
Thumb
…
Thumb2
…
WinEH
[WinEH] Insert the EH code load before the block terminator
2015-07-06 21:13:43 +00:00
X86
[X86][SSE4A] Shuffle lowering using SSE4A EXTRQ/INSERTQ instructions
2015-07-06 20:46:41 +00:00
XCore
…
Powered by Gitea Version: 1.25.3 Page: 1314ms Template: 59ms
English
Bahasa Indonesia Deutsch English Español Français Gaeilge Italiano Latviešu Magyar nyelv Nederlands Polski Português de Portugal Português do Brasil Suomi Svenska Türkçe Čeština Ελληνικά Български Русский Українська فارسی മലയാളം 日本語 简体中文 繁體中文(台灣) 繁體中文(香港) 한국어
Licenses API