Files
llvm-6502/test/CodeGen/ARM
Tim Northover e43c5023fe ARM: teach AAPCS-VFP to deal with Cortex-M4.
Cortex-M4 only has single-precision floating point support, so any LLVM
"double" type will have been split into 2 i32s by now. Fortunately, the
consecutive-register framework turns out to be precisely what's needed to
reconstruct the double and follow AAPCS-VFP correctly!

rdar://problem/17012966

git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@209650 91177308-0d34-0410-b5e6-96231b3b80d8
2014-05-27 10:43:38 +00:00
..
2013-05-20 08:01:34 +00:00
2014-05-16 19:35:39 +00:00
2014-04-03 17:35:22 +00:00
2014-01-29 11:50:56 +00:00
2014-01-11 21:06:00 +00:00
2014-05-12 22:13:07 +00:00
2014-02-16 07:31:05 +00:00
2014-02-16 07:31:05 +00:00
2014-01-11 21:06:00 +00:00
2014-01-29 11:50:56 +00:00
2014-01-29 11:50:56 +00:00
2014-01-29 11:50:56 +00:00
2014-02-16 13:28:39 +00:00
2014-04-25 17:51:25 +00:00
2014-04-03 17:35:22 +00:00
2014-04-03 17:35:22 +00:00
2012-09-29 21:43:49 +00:00
2014-04-03 17:35:22 +00:00
2014-04-03 17:35:22 +00:00
2014-04-03 17:35:22 +00:00
2014-04-23 01:09:29 +00:00
2014-01-24 17:20:08 +00:00
2013-09-04 21:23:23 +00:00
2014-03-25 03:39:39 +00:00
2013-07-18 13:17:26 +00:00