6502/llvm-6502
1
0
Fork 0
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2025-02-08 06:32:24 +00:00
Code Issues Projects Releases Wiki Activity
llvm-6502/lib/Target/Hexagon
History
Evandro Menezes e5041e6fa8 Hexagon: enable assembler output through the MC layer. 
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@154597 91177308-0d34-0410-b5e6-96231b3b80d8
2012-04-12 17:55:53 +00:00
..
InstPrinter
Hexagon: enable assembler output through the MC layer.
2012-04-12 17:55:53 +00:00
MCTargetDesc
Remove some unnecessary forward declarations.
2012-03-22 06:52:14 +00:00
TargetInfo
…
CMakeLists.txt
Hexagon: enable assembler output through the MC layer.
2012-04-12 17:55:53 +00:00
Hexagon.h
Hexagon: enable assembler output through the MC layer.
2012-04-12 17:55:53 +00:00
Hexagon.td
Hexagon: enable assembler output through the MC layer.
2012-04-12 17:55:53 +00:00
HexagonAsmPrinter.cpp
Hexagon: enable assembler output through the MC layer.
2012-04-12 17:55:53 +00:00
HexagonAsmPrinter.h
Hexagon: enable assembler output through the MC layer.
2012-04-12 17:55:53 +00:00
HexagonCallingConv.td
…
HexagonCallingConvLower.cpp
Reorder includes in Target backends to following coding standards. Remove some superfluous forward declarations.
2012-03-17 18:46:09 +00:00
HexagonCallingConvLower.h
…
HexagonCFGOptimizer.cpp
Emacs-tag and some comment fix for all ARM, CellSPU, Hexagon, MBlaze, MSP430, PPC, PTX, Sparc, X86, XCore.
2012-02-18 12:03:15 +00:00
HexagonExpandPredSpillCode.cpp
Emacs-tag and some comment fix for all ARM, CellSPU, Hexagon, MBlaze, MSP430, PPC, PTX, Sparc, X86, XCore.
2012-02-18 12:03:15 +00:00
HexagonFrameLowering.cpp
Reorder includes in Target backends to following coding standards. Remove some superfluous forward declarations.
2012-03-17 18:46:09 +00:00
HexagonFrameLowering.h
…
HexagonHardwareLoops.cpp
Reorder includes in Target backends to following coding standards. Remove some superfluous forward declarations.
2012-03-17 18:46:09 +00:00
HexagonImmediates.td
Hexagon: enable assembler output through the MC layer.
2012-04-12 17:55:53 +00:00
HexagonInstrFormats.td
Emacs-tag and some comment fix for all ARM, CellSPU, Hexagon, MBlaze, MSP430, PPC, PTX, Sparc, X86, XCore.
2012-02-18 12:03:15 +00:00
HexagonInstrFormatsV4.td
…
HexagonInstrInfo.cpp
Hexagon: enable assembler output through the MC layer.
2012-04-12 17:55:53 +00:00
HexagonInstrInfo.h
Reorder includes in Target backends to following coding standards. Remove some superfluous forward declarations.
2012-03-17 18:46:09 +00:00
HexagonInstrInfo.td
Hexagon: enable assembler output through the MC layer.
2012-04-12 17:55:53 +00:00
HexagonInstrInfoV3.td
…
HexagonInstrInfoV4.td
Optimize redundant sign extends and negation of predicates.
2012-02-15 18:52:27 +00:00
HexagonIntrinsics.td
Emacs-tag and some comment fix for all ARM, CellSPU, Hexagon, MBlaze, MSP430, PPC, PTX, Sparc, X86, XCore.
2012-02-18 12:03:15 +00:00
HexagonIntrinsicsDerived.td
…
HexagonIntrinsicsV3.td
…
HexagonIntrinsicsV4.td
…
HexagonISelDAGToDAG.cpp
Emacs-tag and some comment fix for all ARM, CellSPU, Hexagon, MBlaze, MSP430, PPC, PTX, Sparc, X86, XCore.
2012-02-18 12:03:15 +00:00
HexagonISelLowering.cpp
Reorder includes in Target backends to following coding standards. Remove some superfluous forward declarations.
2012-03-17 18:46:09 +00:00
HexagonISelLowering.h
Reorder includes in Target backends to following coding standards. Remove some superfluous forward declarations.
2012-03-17 18:46:09 +00:00
HexagonMachineFunctionInfo.h
…
HexagonMCInstLower.cpp
Hexagon: enable assembler output through the MC layer.
2012-04-12 17:55:53 +00:00
HexagonPeephole.cpp
Reorder includes in Target backends to following coding standards. Remove some superfluous forward declarations.
2012-03-17 18:46:09 +00:00
HexagonRegisterInfo.cpp
Reorder includes in Target backends to following coding standards. Remove some superfluous forward declarations.
2012-03-17 18:46:09 +00:00
HexagonRegisterInfo.h
Reorder includes in Target backends to following coding standards. Remove some superfluous forward declarations.
2012-03-17 18:46:09 +00:00
HexagonRegisterInfo.td
Fix the numbering of some of the registers and reclassify a couple of them.
2012-02-23 18:17:17 +00:00
HexagonRemoveSZExtArgs.cpp
Hexagon: Remove forbidden iostream includes (it introduces static initializers)
2012-02-06 10:19:29 +00:00
HexagonSchedule.td
Emacs-tag and some comment fix for all ARM, CellSPU, Hexagon, MBlaze, MSP430, PPC, PTX, Sparc, X86, XCore.
2012-02-18 12:03:15 +00:00
HexagonScheduleV4.td
…
HexagonSelectCCInfo.td
Emacs-tag and some comment fix for all ARM, CellSPU, Hexagon, MBlaze, MSP430, PPC, PTX, Sparc, X86, XCore.
2012-02-18 12:03:15 +00:00
HexagonSelectionDAGInfo.cpp
…
HexagonSelectionDAGInfo.h
Emacs-tag and some comment fix for all ARM, CellSPU, Hexagon, MBlaze, MSP430, PPC, PTX, Sparc, X86, XCore.
2012-02-18 12:03:15 +00:00
HexagonSplitTFRCondSets.cpp
Emacs-tag and some comment fix for all ARM, CellSPU, Hexagon, MBlaze, MSP430, PPC, PTX, Sparc, X86, XCore.
2012-02-18 12:03:15 +00:00
HexagonSubtarget.cpp
Emacs-tag and some comment fix for all ARM, CellSPU, Hexagon, MBlaze, MSP430, PPC, PTX, Sparc, X86, XCore.
2012-02-18 12:03:15 +00:00
HexagonSubtarget.h
Emacs-tag and some comment fix for all ARM, CellSPU, Hexagon, MBlaze, MSP430, PPC, PTX, Sparc, X86, XCore.
2012-02-18 12:03:15 +00:00
HexagonTargetMachine.cpp
Pass TargetOptions to HexagonTargetMachine constructor by reference to match other targets and the base class.
2012-03-17 09:24:09 +00:00
HexagonTargetMachine.h
Reorder includes in Target backends to following coding standards. Remove some superfluous forward declarations.
2012-03-17 18:46:09 +00:00
HexagonTargetObjectFile.cpp
Reorder includes in Target backends to following coding standards. Remove some superfluous forward declarations.
2012-03-17 18:46:09 +00:00
HexagonTargetObjectFile.h
Emacs-tag and some comment fix for all ARM, CellSPU, Hexagon, MBlaze, MSP430, PPC, PTX, Sparc, X86, XCore.
2012-02-18 12:03:15 +00:00
HexagonVarargsCallingConvention.h
Emacs-tag and some comment fix for all ARM, CellSPU, Hexagon, MBlaze, MSP430, PPC, PTX, Sparc, X86, XCore.
2012-02-18 12:03:15 +00:00
LLVMBuild.txt
Hexagon: enable assembler output through the MC layer.
2012-04-12 17:55:53 +00:00
Makefile
Hexagon: enable assembler output through the MC layer.
2012-04-12 17:55:53 +00:00