llvm-6502

arm-tests.txt

Specify cpu to unbreak tests.

2012-04-26 01:38:10 +00:00

basic-arm-instructions.txt

Specify cpu to unbreak tests.

2012-04-26 01:38:10 +00:00

fp-encoding.txt

Fixed disassembler for vstm/vldm ARM VFP instructions.

2012-05-03 16:38:40 +00:00

invalid-Bcc-thumb.txt

…

invalid-BFI-arm.txt

…

invalid-CPS2p-arm.txt

…

invalid-CPS3p-arm.txt

…

invalid-DMB-thumb.txt

…

invalid-DSB-arm.txt

…

invalid-IT-CBNZ-thumb.txt

…

invalid-IT-CC15.txt

Change ARMInstPrinter::printPredicateOperand() so it will not abort if it

2012-03-01 22:13:02 +00:00

invalid-IT-thumb.txt

…

invalid-LDC-form-arm.txt

…

invalid-LDM-thumb.txt

…

invalid-LDR_POST-arm.txt

…

invalid-LDR_PRE-arm.txt

…

invalid-LDRB_POST-arm.txt

…

invalid-LDRD_PRE-thumb.txt

…

invalid-LDRrs-arm.txt

…

invalid-MCR-arm.txt

…

invalid-MOVr-arm.txt

…

invalid-MOVs-arm.txt

…

invalid-MOVs-LSL-arm.txt

…

invalid-MOVTi16-arm.txt

…

invalid-MRRC2-arm.txt

Added support for unpredictable mcrr/mcrr2/mrrc/mrrc2 ARM instruction in the disassembler. Since the upredicability conditions are complex, C++ code was added to handle them.

2012-04-18 13:12:50 +00:00

invalid-MSRi-arm.txt

…

invalid-RFEorLDMIA-arm.txt

…

invalid-SBFX-arm.txt

…

invalid-SMLAD-arm.txt

…

invalid-SRS-arm.txt

…

invalid-STMIA_UPD-thumb.txt

…

invalid-SXTB-arm.txt

…

invalid-t2Bcc-thumb.txt

…

invalid-t2LDRBT-thumb.txt

…

invalid-t2LDREXD-thumb.txt

…

invalid-t2LDRSHi8-thumb.txt

…

invalid-t2LDRSHi12-thumb.txt

…

invalid-t2PUSH-thumb.txt

…

invalid-t2STR_POST-thumb.txt

…

invalid-t2STRD_PRE-thumb.txt

…

invalid-t2STREXB-thumb.txt

…

invalid-t2STREXD-thumb.txt

…

invalid-UMAAL-arm.txt

…

invalid-VLD1DUPq8_UPD-arm.txt

Specify cpu to unbreak tests.

2012-04-26 01:38:10 +00:00

invalid-VLD3DUPd32_UPD-thumb.txt

…

invalid-VLDMSDB_UPD-arm.txt

…

invalid-VQADD-arm.txt

Specify cpu to unbreak tests.

2012-04-26 01:38:10 +00:00

invalid-VST1d8Twb_register-thumb.txt

Fixed a case of ARM disassembly getting an assert on a bad encoding

2012-04-11 22:40:17 +00:00

invalid-VST2b32_UPD-arm.txt

Specify cpu to unbreak tests.

2012-04-26 01:38:10 +00:00

ldrd-armv4.txt

Added fix in TableGen instruction decoder generation. The decoder now breaks for every leaf node.

2012-04-02 15:20:39 +00:00

lit.local.cfg

Continue cleanup of LIT, getting rid of the remaining artifacts from dejagnu

2012-03-25 09:02:19 +00:00

memory-arm-instructions.txt

…

neon-tests.txt

Specify cpu to unbreak tests.

2012-04-26 01:38:10 +00:00

neon.txt

Specify cpu to unbreak tests.

2012-04-26 01:38:10 +00:00

neont2.txt

Specify cpu to unbreak tests.

2012-04-26 01:38:10 +00:00

thumb1.txt

Correct decoder for T1 conditional B encoding

2012-06-06 09:12:53 +00:00

thumb2.txt

Specify cpu to unbreak tests.

2012-04-26 01:38:10 +00:00

thumb-MSR-MClass.txt

…

thumb-printf.txt

…

thumb-tests.txt

Fix issues with the ARM bl and blx thumb instructions and the J1 and J2 bits

2012-05-03 22:41:56 +00:00

unpredictable-ADC-arm.txt

Added support for unpredictable ADC/SBC instructions on ARM, and also fixed some corner cases involving the PC register as an operand for these instructions.

2012-04-05 16:19:29 +00:00

unpredictable-ADDREXT3-arm.txt

Added soft fail checks for the disassembler when decoding some corner cases of the STRD, STRH, LDRD, LDRH, LDRSH and LDRSB instructions on ARM.

2012-03-22 14:14:49 +00:00

unpredictable-AExtI-arm.txt

Added the missing bit definition for the 4th bit of the STR (post reg) instruction. It is now set to 0. The patch also sets the unpredictable mask for SEL and SXTB-type instructions.

2012-05-11 09:28:27 +00:00

unpredictable-AI1cmp-arm.txt

Add suport for unpredicatble cases of the cmp, tst, teq and cmnz ARM instructions in the disassembler.

2012-04-18 12:48:43 +00:00

unpredictable-LDR-arm.txt

Added soft fail cases for the disassembler when decoding LDRSBT, LDRHT or LDRSHT instruction on ARM

2012-03-22 13:24:43 +00:00

unpredictable-LDRD-arm.txt

Added soft fail checks for the disassembler when decoding some corner cases of the STRD, STRH, LDRD, LDRH, LDRSH and LDRSB instructions on ARM.

2012-03-22 14:14:49 +00:00

unpredictable-LSL-regform.txt

The ARM instructions that have an unpredictable behavior when the pc register operand is given now fail with soft fail. Modified the regression tests to reflect this.

2012-03-20 15:54:56 +00:00

unpredictable-MRRC2-arm.txt

Added support for unpredictable mcrr/mcrr2/mrrc/mrrc2 ARM instruction in the disassembler. Since the upredicability conditions are complex, C++ code was added to handle them.

2012-04-18 13:12:50 +00:00

unpredictable-MRS-arm.txt

Fix the bahavior of the disassembler when decoding unpredictable mrs instructions on ARM. Now the diasassembler emmits warnings instead of errors.

2012-04-18 14:09:07 +00:00

unpredictable-MUL-arm.txt

Added soft fail cases for the disassembler when decoding MUL instructions on ARM.

2012-03-22 13:14:39 +00:00

unpredictable-RSC-arm.txt

The ARM instructions that have an unpredictable behavior when the pc register operand is given now fail with soft fail. Modified the regression tests to reflect this.

2012-03-20 15:54:56 +00:00

unpredictable-SEL-arm.txt

Added the missing bit definition for the 4th bit of the STR (post reg) instruction. It is now set to 0. The patch also sets the unpredictable mask for SEL and SXTB-type instructions.

2012-05-11 09:28:27 +00:00

unpredictable-SHADD16-arm.txt

Added support for handling unpredictable arithmetic instructions on ARM.

2012-04-05 16:13:15 +00:00

unpredictable-SSAT-arm.txt

The ARM instructions that have an unpredictable behavior when the pc register operand is given now fail with soft fail. Modified the regression tests to reflect this.

2012-03-20 15:54:56 +00:00

unpredictable-STRBrs-arm.txt

The ARM instructions that have an unpredictable behavior when the pc register operand is given now fail with soft fail. Modified the regression tests to reflect this.

2012-03-20 15:54:56 +00:00

unpredictable-swp-arm.txt

Added support for disassembling unpredictable swp/swpb ARM instructions.

2012-04-18 14:18:57 +00:00

unpredictable-UQADD8-arm.txt

The ARM instructions that have an unpredictable behavior when the pc register operand is given now fail with soft fail. Modified the regression tests to reflect this.

2012-03-20 15:54:56 +00:00

unpredictables-thumb.txt

…

vfp4.txt

Fix a number of problems with ARM fused multiply add/subtract instructions.

2012-04-11 00:13:00 +00:00