mirror of
				https://github.com/c64scene-ar/llvm-6502.git
				synced 2025-11-04 05:17:07 +00:00 
			
		
		
		
	git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@239657 91177308-0d34-0410-b5e6-96231b3b80d8
		
			
				
	
	
		
			41 lines
		
	
	
		
			1.8 KiB
		
	
	
	
		
			LLVM
		
	
	
	
	
	
			
		
		
	
	
			41 lines
		
	
	
		
			1.8 KiB
		
	
	
	
		
			LLVM
		
	
	
	
	
	
;RUN: llc < %s -march=r600 -mcpu=redwood | FileCheck %s
 | 
						|
 | 
						|
;CHECK-LABEL: test1:
 | 
						|
;CHECK: LOG_IEEE * T{{[0-9]+\.[XYZW], T[0-9]+\.[XYZW]}},
 | 
						|
;CHECK-NEXT: MUL NON-IEEE * T{{[0-9]+\.[XYZW], T[0-9]+\.[XYZW], PS}},
 | 
						|
;CHECK-NEXT: EXP_IEEE * T{{[0-9]+\.[XYZW], PV\.[XYZW]}},
 | 
						|
 | 
						|
define void @test1(<4 x float> inreg %reg0) #0 {
 | 
						|
   %r0 = extractelement <4 x float> %reg0, i32 0
 | 
						|
   %r1 = extractelement <4 x float> %reg0, i32 1
 | 
						|
   %r2 = call float @llvm.pow.f32( float %r0, float %r1)
 | 
						|
   %vec = insertelement <4 x float> undef, float %r2, i32 0
 | 
						|
   call void @llvm.R600.store.swizzle(<4 x float> %vec, i32 0, i32 0)
 | 
						|
   ret void
 | 
						|
}
 | 
						|
 | 
						|
;CHECK-LABEL: test2:
 | 
						|
;CHECK: LOG_IEEE * T{{[0-9]+\.[XYZW], T[0-9]+\.[XYZW]}},
 | 
						|
;CHECK-NEXT: MUL NON-IEEE T{{[0-9]+\.[XYZW], T[0-9]+\.[XYZW], PS}},
 | 
						|
;CHECK-NEXT: LOG_IEEE * T{{[0-9]+\.[XYZW], T[0-9]+\.[XYZW]}},
 | 
						|
;CHECK-NEXT: MUL NON-IEEE T{{[0-9]+\.[XYZW], T[0-9]+\.[XYZW], PS}},
 | 
						|
;CHECK-NEXT: EXP_IEEE * T{{[0-9]+\.[XYZW], PV\.[XYZW]}},
 | 
						|
;CHECK-NEXT: EXP_IEEE * T{{[0-9]+\.[XYZW], PV\.[XYZW]}},
 | 
						|
;CHECK-NEXT: LOG_IEEE * T{{[0-9]+\.[XYZW], T[0-9]+\.[XYZW]}},
 | 
						|
;CHECK-NEXT: MUL NON-IEEE T{{[0-9]+\.[XYZW], T[0-9]+\.[XYZW], PS}},
 | 
						|
;CHECK-NEXT: LOG_IEEE * T{{[0-9]+\.[XYZW], T[0-9]+\.[XYZW]}},
 | 
						|
;CHECK-NEXT: MUL NON-IEEE T{{[0-9]+\.[XYZW], T[0-9]+\.[XYZW], PS}},
 | 
						|
;CHECK-NEXT: EXP_IEEE * T{{[0-9]+\.[XYZW], PV\.[XYZW]}},
 | 
						|
;CHECK-NEXT: EXP_IEEE * T{{[0-9]+\.[XYZW], PV\.[XYZW]}},
 | 
						|
define void @test2(<4 x float> inreg %reg0, <4 x float> inreg %reg1) #0 {
 | 
						|
   %vec = call <4 x float> @llvm.pow.v4f32( <4 x float> %reg0, <4 x float> %reg1)
 | 
						|
   call void @llvm.R600.store.swizzle(<4 x float> %vec, i32 0, i32 0)
 | 
						|
   ret void
 | 
						|
}
 | 
						|
 | 
						|
declare float @llvm.pow.f32(float ,float ) readonly
 | 
						|
declare <4 x float> @llvm.pow.v4f32(<4 x float> ,<4 x float> ) readonly
 | 
						|
declare void @llvm.R600.store.swizzle(<4 x float>, i32, i32)
 | 
						|
 | 
						|
attributes #0 = { "ShaderType"="0" }
 |