mirror of
				https://github.com/c64scene-ar/llvm-6502.git
				synced 2025-11-03 14:21:30 +00:00 
			
		
		
		
	Essentially the same as the GEP change in r230786.
A similar migration script can be used to update test cases, though a few more
test case improvements/changes were required this time around: (r229269-r229278)
import fileinput
import sys
import re
pat = re.compile(r"((?:=|:|^)\s*load (?:atomic )?(?:volatile )?(.*?))(| addrspace\(\d+\) *)\*($| *(?:%|@|null|undef|blockaddress|getelementptr|addrspacecast|bitcast|inttoptr|\[\[[a-zA-Z]|\{\{).*$)")
for line in sys.stdin:
  sys.stdout.write(re.sub(pat, r"\1, \2\3*\4", line))
Reviewers: rafael, dexonsmith, grosser
Differential Revision: http://reviews.llvm.org/D7649
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@230794 91177308-0d34-0410-b5e6-96231b3b80d8
		
	
		
			
				
	
	
		
			28 lines
		
	
	
		
			982 B
		
	
	
	
		
			LLVM
		
	
	
	
	
	
			
		
		
	
	
			28 lines
		
	
	
		
			982 B
		
	
	
	
		
			LLVM
		
	
	
	
	
	
; RUN: llc < %s -march=x86 -mcpu=penryn | FileCheck %s
 | 
						|
 | 
						|
; Shows a dag combine bug that will generate an illegal build vector
 | 
						|
; with v2i64 build_vector i32, i32.
 | 
						|
 | 
						|
; CHECK-LABEL: test:
 | 
						|
; CHECK: unpcklpd
 | 
						|
; CHECK: movapd
 | 
						|
define void @test(<2 x double>* %dst, <4 x double> %src) nounwind {
 | 
						|
entry:
 | 
						|
        %tmp7.i = shufflevector <4 x double> %src, <4 x double> undef, <2 x i32> < i32 0, i32 2 >
 | 
						|
        store <2 x double> %tmp7.i, <2 x double>* %dst
 | 
						|
        ret void
 | 
						|
}
 | 
						|
 | 
						|
; CHECK-LABEL: test2:
 | 
						|
; CHECK: movdqa
 | 
						|
define void @test2(<4 x i16>* %src, <4 x i32>* %dest) nounwind {
 | 
						|
entry:
 | 
						|
        %tmp1 = load <4 x i16>, <4 x i16>* %src
 | 
						|
        %tmp3 = shufflevector <4 x i16> %tmp1, <4 x i16> undef, <8 x i32> <i32 0, i32 1, i32 2, i32 3, i32 undef, i32 undef, i32 undef, i32 undef>
 | 
						|
        %0 = tail call <4 x i32> @llvm.x86.sse41.pmovzxwd(<8 x i16> %tmp3)
 | 
						|
        store <4 x i32> %0, <4 x i32>* %dest
 | 
						|
        ret void
 | 
						|
}
 | 
						|
 | 
						|
declare <4 x i32> @llvm.x86.sse41.pmovzxwd(<8 x i16>) nounwind readnone
 |