mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2025-01-06 20:32:19 +00:00
f462e3fac7
Some register classes are only used for instruction operand constraints. They should never be used for virtual registers. Previously, those register classes were given an empty allocation order, but now you can say 'let isAllocatable=0' in the register class definition. TableGen calculates if a register is part of any allocatable register class, and makes that information available in TargetRegisterDesc::inAllocatableClass. The goal here is to eliminate use cases for overriding allocation_order_* methods. git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@132508 91177308-0d34-0410-b5e6-96231b3b80d8 |
||
|---|---|---|
| .. | ||
| bugpoint | ||
| buildit | ||
| count | ||
| crosstool | ||
| emacs | ||
| FileCheck | ||
| FileUpdate | ||
| fpcmp | ||
| git | ||
| jedit | ||
| kate | ||
| KillTheDoctor | ||
| lint | ||
| lit | ||
| llvm-lit | ||
| Misc | ||
| not | ||
| PerfectShuffle | ||
| release | ||
| TableGen | ||
| Target/ARM | ||
| unittest | ||
| valgrind | ||
| vim | ||
| cgiplotNLT.pl | ||
| check-each-file | ||
| codegen-diff | ||
| countloc.sh | ||
| DSAclean.py | ||
| DSAextract.py | ||
| findmisopt | ||
| findoptdiff | ||
| findsym.pl | ||
| GenLibDeps.pl | ||
| GetRepositoryPath | ||
| GetSourceVersion | ||
| getsrcs.sh | ||
| importNLT.pl | ||
| llvm-native-gcc | ||
| llvm-native-gxx | ||
| llvm.grm | ||
| llvmbuild | ||
| llvmdo | ||
| llvmgrep | ||
| Makefile | ||
| makellvm | ||
| NewNightlyTest.pl | ||
| NightlyTest.gnuplot | ||
| NightlyTestTemplate.html | ||
| NLT.schema | ||
| parseNLT.pl | ||
| plotNLT.pl | ||
| profile.pl | ||
| show-diagnostics | ||
| test_debuginfo.pl | ||
| UpdateCMakeLists.pl | ||
| webNLT.pl | ||