mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2024-11-01 00:11:00 +00:00
7c9c6ed761
Essentially the same as the GEP change in r230786.
A similar migration script can be used to update test cases, though a few more
test case improvements/changes were required this time around: (r229269-r229278)
import fileinput
import sys
import re
pat = re.compile(r"((?:=|:|^)\s*load (?:atomic )?(?:volatile )?(.*?))(| addrspace\(\d+\) *)\*($| *(?:%|@|null|undef|blockaddress|getelementptr|addrspacecast|bitcast|inttoptr|\[\[[a-zA-Z]|\{\{).*$)")
for line in sys.stdin:
sys.stdout.write(re.sub(pat, r"\1, \2\3*\4", line))
Reviewers: rafael, dexonsmith, grosser
Differential Revision: http://reviews.llvm.org/D7649
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@230794 91177308-0d34-0410-b5e6-96231b3b80d8
132 lines
3.4 KiB
LLVM
132 lines
3.4 KiB
LLVM
; Test 32-bit addition in which the second operand is a sign-extended
|
|
; i16 memory value.
|
|
;
|
|
; RUN: llc < %s -mtriple=s390x-linux-gnu | FileCheck %s
|
|
|
|
; Check the low end of the AH range.
|
|
define i32 @f1(i32 %lhs, i16 *%src) {
|
|
; CHECK-LABEL: f1:
|
|
; CHECK: ah %r2, 0(%r3)
|
|
; CHECK: br %r14
|
|
%half = load i16 , i16 *%src
|
|
%rhs = sext i16 %half to i32
|
|
%res = add i32 %lhs, %rhs
|
|
ret i32 %res
|
|
}
|
|
|
|
; Check the high end of the aligned AH range.
|
|
define i32 @f2(i32 %lhs, i16 *%src) {
|
|
; CHECK-LABEL: f2:
|
|
; CHECK: ah %r2, 4094(%r3)
|
|
; CHECK: br %r14
|
|
%ptr = getelementptr i16, i16 *%src, i64 2047
|
|
%half = load i16 , i16 *%ptr
|
|
%rhs = sext i16 %half to i32
|
|
%res = add i32 %lhs, %rhs
|
|
ret i32 %res
|
|
}
|
|
|
|
; Check the next halfword up, which should use AHY instead of AH.
|
|
define i32 @f3(i32 %lhs, i16 *%src) {
|
|
; CHECK-LABEL: f3:
|
|
; CHECK: ahy %r2, 4096(%r3)
|
|
; CHECK: br %r14
|
|
%ptr = getelementptr i16, i16 *%src, i64 2048
|
|
%half = load i16 , i16 *%ptr
|
|
%rhs = sext i16 %half to i32
|
|
%res = add i32 %lhs, %rhs
|
|
ret i32 %res
|
|
}
|
|
|
|
; Check the high end of the aligned AHY range.
|
|
define i32 @f4(i32 %lhs, i16 *%src) {
|
|
; CHECK-LABEL: f4:
|
|
; CHECK: ahy %r2, 524286(%r3)
|
|
; CHECK: br %r14
|
|
%ptr = getelementptr i16, i16 *%src, i64 262143
|
|
%half = load i16 , i16 *%ptr
|
|
%rhs = sext i16 %half to i32
|
|
%res = add i32 %lhs, %rhs
|
|
ret i32 %res
|
|
}
|
|
|
|
; Check the next halfword up, which needs separate address logic.
|
|
; Other sequences besides this one would be OK.
|
|
define i32 @f5(i32 %lhs, i16 *%src) {
|
|
; CHECK-LABEL: f5:
|
|
; CHECK: agfi %r3, 524288
|
|
; CHECK: ah %r2, 0(%r3)
|
|
; CHECK: br %r14
|
|
%ptr = getelementptr i16, i16 *%src, i64 262144
|
|
%half = load i16 , i16 *%ptr
|
|
%rhs = sext i16 %half to i32
|
|
%res = add i32 %lhs, %rhs
|
|
ret i32 %res
|
|
}
|
|
|
|
; Check the high end of the negative aligned AHY range.
|
|
define i32 @f6(i32 %lhs, i16 *%src) {
|
|
; CHECK-LABEL: f6:
|
|
; CHECK: ahy %r2, -2(%r3)
|
|
; CHECK: br %r14
|
|
%ptr = getelementptr i16, i16 *%src, i64 -1
|
|
%half = load i16 , i16 *%ptr
|
|
%rhs = sext i16 %half to i32
|
|
%res = add i32 %lhs, %rhs
|
|
ret i32 %res
|
|
}
|
|
|
|
; Check the low end of the AHY range.
|
|
define i32 @f7(i32 %lhs, i16 *%src) {
|
|
; CHECK-LABEL: f7:
|
|
; CHECK: ahy %r2, -524288(%r3)
|
|
; CHECK: br %r14
|
|
%ptr = getelementptr i16, i16 *%src, i64 -262144
|
|
%half = load i16 , i16 *%ptr
|
|
%rhs = sext i16 %half to i32
|
|
%res = add i32 %lhs, %rhs
|
|
ret i32 %res
|
|
}
|
|
|
|
; Check the next halfword down, which needs separate address logic.
|
|
; Other sequences besides this one would be OK.
|
|
define i32 @f8(i32 %lhs, i16 *%src) {
|
|
; CHECK-LABEL: f8:
|
|
; CHECK: agfi %r3, -524290
|
|
; CHECK: ah %r2, 0(%r3)
|
|
; CHECK: br %r14
|
|
%ptr = getelementptr i16, i16 *%src, i64 -262145
|
|
%half = load i16 , i16 *%ptr
|
|
%rhs = sext i16 %half to i32
|
|
%res = add i32 %lhs, %rhs
|
|
ret i32 %res
|
|
}
|
|
|
|
; Check that AH allows an index.
|
|
define i32 @f9(i32 %lhs, i64 %src, i64 %index) {
|
|
; CHECK-LABEL: f9:
|
|
; CHECK: ah %r2, 4094({{%r4,%r3|%r3,%r4}})
|
|
; CHECK: br %r14
|
|
%add1 = add i64 %src, %index
|
|
%add2 = add i64 %add1, 4094
|
|
%ptr = inttoptr i64 %add2 to i16 *
|
|
%half = load i16 , i16 *%ptr
|
|
%rhs = sext i16 %half to i32
|
|
%res = add i32 %lhs, %rhs
|
|
ret i32 %res
|
|
}
|
|
|
|
; Check that AHY allows an index.
|
|
define i32 @f10(i32 %lhs, i64 %src, i64 %index) {
|
|
; CHECK-LABEL: f10:
|
|
; CHECK: ahy %r2, 4096({{%r4,%r3|%r3,%r4}})
|
|
; CHECK: br %r14
|
|
%add1 = add i64 %src, %index
|
|
%add2 = add i64 %add1, 4096
|
|
%ptr = inttoptr i64 %add2 to i16 *
|
|
%half = load i16 , i16 *%ptr
|
|
%rhs = sext i16 %half to i32
|
|
%res = add i32 %lhs, %rhs
|
|
ret i32 %res
|
|
}
|