mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2025-01-09 10:31:14 +00:00
f63be7d395
XMM registers. There are many known deficiencies and fixmes, which will be
addressed ASAP. The major benefit of this work is that it will allow the
LLVM register allocator to allocate FP registers across basic blocks.
The x86 backend will still default to x87 style FP. To enable this work,
you must pass -enable-sse-scalar-fp and either -sse2 or -sse3 to llc.
An example before and after would be for:
double foo(double *P) { double Sum = 0; int i; for (i = 0; i < 1000; ++i)
Sum += P[i]; return Sum; }
The inner loop looks like the following:
x87:
.LBB_foo_1: # no_exit
fldl (%esp)
faddl (%eax,%ecx,8)
fstpl (%esp)
incl %ecx
cmpl $1000, %ecx
#FP_REG_KILL
jne .LBB_foo_1 # no_exit
SSE2:
addsd (%eax,%ecx,8), %xmm0
incl %ecx
cmpl $1000, %ecx
#FP_REG_KILL
jne .LBB_foo_1 # no_exit
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@22340 91177308-0d34-0410-b5e6-96231b3b80d8
|
||
|---|---|---|
| .. | ||
| Alpha | ||
| CBackend | ||
| IA64 | ||
| PowerPC | ||
| Skeleton | ||
| Sparc | ||
| SparcV8 | ||
| SparcV9 | ||
| X86 | ||
| Makefile | ||
| MRegisterInfo.cpp | ||
| Target.td | ||
| TargetData.cpp | ||
| TargetFrameInfo.cpp | ||
| TargetInstrInfo.cpp | ||
| TargetMachine.cpp | ||
| TargetMachineRegistry.cpp | ||
| TargetSchedInfo.cpp | ||