mirror of
				https://github.com/c64scene-ar/llvm-6502.git
				synced 2025-10-30 16:17:05 +00:00 
			
		
		
		
	Only Linux is supported at the moment, and other platforms quickly fault. As a result these tests would fail on non-Linux hosts. It may be worth making the tests more generic again as more platforms are supported. git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@174170 91177308-0d34-0410-b5e6-96231b3b80d8
		
			
				
	
	
		
			56 lines
		
	
	
		
			1.2 KiB
		
	
	
	
		
			LLVM
		
	
	
	
	
	
			
		
		
	
	
			56 lines
		
	
	
		
			1.2 KiB
		
	
	
	
		
			LLVM
		
	
	
	
	
	
| ; RUN: llc -mtriple=aarch64-none-linux-gnu < %s | FileCheck %s
 | |
| 
 | |
| @var = global i1 0
 | |
| 
 | |
| define i32 @test_sextloadi32() {
 | |
| ; CHECK: test_sextloadi32
 | |
| 
 | |
|   %val = load i1* @var
 | |
|   %ret = sext i1 %val to i32
 | |
| ; CHECK: ldrb {{w[0-9]+}}, [{{x[0-9]+}}, #:lo12:var]
 | |
| ; CHECK: sbfx {{x[0-9]+}}, {{x[0-9]+}}, #0, #1
 | |
| 
 | |
|   ret i32 %ret
 | |
| ; CHECK: ret
 | |
| }
 | |
| 
 | |
| define i64 @test_sextloadi64() {
 | |
| ; CHECK: test_sextloadi64
 | |
| 
 | |
|   %val = load i1* @var
 | |
|   %ret = sext i1 %val to i64
 | |
| ; CHECK: ldrb {{w[0-9]+}}, [{{x[0-9]+}}, #:lo12:var]
 | |
| ; CHECK: sbfx {{x[0-9]+}}, {{x[0-9]+}}, #0, #1
 | |
| 
 | |
|   ret i64 %ret
 | |
| ; CHECK: ret
 | |
| }
 | |
| 
 | |
| define i32 @test_zextloadi32() {
 | |
| ; CHECK: test_zextloadi32
 | |
| 
 | |
| ; It's not actually necessary that "ret" is next, but as far as LLVM
 | |
| ; is concerned only 0 or 1 should be loadable so no extension is
 | |
| ; necessary.
 | |
|   %val = load i1* @var
 | |
|   %ret = zext i1 %val to i32
 | |
| ; CHECK: ldrb {{w[0-9]+}}, [{{x[0-9]+}}, #:lo12:var]
 | |
| 
 | |
|   ret i32 %ret
 | |
| ; CHECK-NEXT: ret
 | |
| }
 | |
| 
 | |
| define i64 @test_zextloadi64() {
 | |
| ; CHECK: test_zextloadi64
 | |
| 
 | |
| ; It's not actually necessary that "ret" is next, but as far as LLVM
 | |
| ; is concerned only 0 or 1 should be loadable so no extension is
 | |
| ; necessary.
 | |
|   %val = load i1* @var
 | |
|   %ret = zext i1 %val to i64
 | |
| ; CHECK: ldrb {{w[0-9]+}}, [{{x[0-9]+}}, #:lo12:var]
 | |
| 
 | |
|   ret i64 %ret
 | |
| ; CHECK-NEXT: ret
 | |
| }
 |