mirror of
				https://github.com/c64scene-ar/llvm-6502.git
				synced 2025-10-30 16:17:05 +00:00 
			
		
		
		
	This update was done with the following bash script:
  find test/CodeGen -name "*.ll" | \
  while read NAME; do
    echo "$NAME"
    if ! grep -q "^; *RUN: *llc.*debug" $NAME; then
      TEMP=`mktemp -t temp`
      cp $NAME $TEMP
      sed -n "s/^define [^@]*@\([A-Za-z0-9_]*\)(.*$/\1/p" < $NAME | \
      while read FUNC; do
        sed -i '' "s/;\(.*\)\([A-Za-z0-9_-]*\):\( *\)$FUNC: *\$/;\1\2-LABEL:\3$FUNC:/g" $TEMP
      done
      sed -i '' "s/;\(.*\)-LABEL-LABEL:/;\1-LABEL:/" $TEMP
      sed -i '' "s/;\(.*\)-NEXT-LABEL:/;\1-NEXT:/" $TEMP
      sed -i '' "s/;\(.*\)-NOT-LABEL:/;\1-NOT:/" $TEMP
      sed -i '' "s/;\(.*\)-DAG-LABEL:/;\1-DAG:/" $TEMP
      mv $TEMP $NAME
    fi
  done
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@186280 91177308-0d34-0410-b5e6-96231b3b80d8
		
	
		
			
				
	
	
		
			84 lines
		
	
	
		
			3.0 KiB
		
	
	
	
		
			LLVM
		
	
	
	
	
	
			
		
		
	
	
			84 lines
		
	
	
		
			3.0 KiB
		
	
	
	
		
			LLVM
		
	
	
	
	
	
| ; RUN: llc < %s -march=arm -mattr=+neon | FileCheck %s
 | |
| 
 | |
| define <8 x i16> @vshlls8(<8 x i8>* %A) nounwind {
 | |
| ;CHECK-LABEL: vshlls8:
 | |
| ;CHECK: vshll.s8
 | |
| 	%tmp1 = load <8 x i8>* %A
 | |
| 	%tmp2 = call <8 x i16> @llvm.arm.neon.vshiftls.v8i16(<8 x i8> %tmp1, <8 x i8> < i8 7, i8 7, i8 7, i8 7, i8 7, i8 7, i8 7, i8 7 >)
 | |
| 	ret <8 x i16> %tmp2
 | |
| }
 | |
| 
 | |
| define <4 x i32> @vshlls16(<4 x i16>* %A) nounwind {
 | |
| ;CHECK-LABEL: vshlls16:
 | |
| ;CHECK: vshll.s16
 | |
| 	%tmp1 = load <4 x i16>* %A
 | |
| 	%tmp2 = call <4 x i32> @llvm.arm.neon.vshiftls.v4i32(<4 x i16> %tmp1, <4 x i16> < i16 15, i16 15, i16 15, i16 15 >)
 | |
| 	ret <4 x i32> %tmp2
 | |
| }
 | |
| 
 | |
| define <2 x i64> @vshlls32(<2 x i32>* %A) nounwind {
 | |
| ;CHECK-LABEL: vshlls32:
 | |
| ;CHECK: vshll.s32
 | |
| 	%tmp1 = load <2 x i32>* %A
 | |
| 	%tmp2 = call <2 x i64> @llvm.arm.neon.vshiftls.v2i64(<2 x i32> %tmp1, <2 x i32> < i32 31, i32 31 >)
 | |
| 	ret <2 x i64> %tmp2
 | |
| }
 | |
| 
 | |
| define <8 x i16> @vshllu8(<8 x i8>* %A) nounwind {
 | |
| ;CHECK-LABEL: vshllu8:
 | |
| ;CHECK: vshll.u8
 | |
| 	%tmp1 = load <8 x i8>* %A
 | |
| 	%tmp2 = call <8 x i16> @llvm.arm.neon.vshiftlu.v8i16(<8 x i8> %tmp1, <8 x i8> < i8 7, i8 7, i8 7, i8 7, i8 7, i8 7, i8 7, i8 7 >)
 | |
| 	ret <8 x i16> %tmp2
 | |
| }
 | |
| 
 | |
| define <4 x i32> @vshllu16(<4 x i16>* %A) nounwind {
 | |
| ;CHECK-LABEL: vshllu16:
 | |
| ;CHECK: vshll.u16
 | |
| 	%tmp1 = load <4 x i16>* %A
 | |
| 	%tmp2 = call <4 x i32> @llvm.arm.neon.vshiftlu.v4i32(<4 x i16> %tmp1, <4 x i16> < i16 15, i16 15, i16 15, i16 15 >)
 | |
| 	ret <4 x i32> %tmp2
 | |
| }
 | |
| 
 | |
| define <2 x i64> @vshllu32(<2 x i32>* %A) nounwind {
 | |
| ;CHECK-LABEL: vshllu32:
 | |
| ;CHECK: vshll.u32
 | |
| 	%tmp1 = load <2 x i32>* %A
 | |
| 	%tmp2 = call <2 x i64> @llvm.arm.neon.vshiftlu.v2i64(<2 x i32> %tmp1, <2 x i32> < i32 31, i32 31 >)
 | |
| 	ret <2 x i64> %tmp2
 | |
| }
 | |
| 
 | |
| ; The following tests use the maximum shift count, so the signedness is
 | |
| ; irrelevant.  Test both signed and unsigned versions.
 | |
| define <8 x i16> @vshlli8(<8 x i8>* %A) nounwind {
 | |
| ;CHECK-LABEL: vshlli8:
 | |
| ;CHECK: vshll.i8
 | |
| 	%tmp1 = load <8 x i8>* %A
 | |
| 	%tmp2 = call <8 x i16> @llvm.arm.neon.vshiftls.v8i16(<8 x i8> %tmp1, <8 x i8> < i8 8, i8 8, i8 8, i8 8, i8 8, i8 8, i8 8, i8 8 >)
 | |
| 	ret <8 x i16> %tmp2
 | |
| }
 | |
| 
 | |
| define <4 x i32> @vshlli16(<4 x i16>* %A) nounwind {
 | |
| ;CHECK-LABEL: vshlli16:
 | |
| ;CHECK: vshll.i16
 | |
| 	%tmp1 = load <4 x i16>* %A
 | |
| 	%tmp2 = call <4 x i32> @llvm.arm.neon.vshiftlu.v4i32(<4 x i16> %tmp1, <4 x i16> < i16 16, i16 16, i16 16, i16 16 >)
 | |
| 	ret <4 x i32> %tmp2
 | |
| }
 | |
| 
 | |
| define <2 x i64> @vshlli32(<2 x i32>* %A) nounwind {
 | |
| ;CHECK-LABEL: vshlli32:
 | |
| ;CHECK: vshll.i32
 | |
| 	%tmp1 = load <2 x i32>* %A
 | |
| 	%tmp2 = call <2 x i64> @llvm.arm.neon.vshiftls.v2i64(<2 x i32> %tmp1, <2 x i32> < i32 32, i32 32 >)
 | |
| 	ret <2 x i64> %tmp2
 | |
| }
 | |
| 
 | |
| declare <8 x i16> @llvm.arm.neon.vshiftls.v8i16(<8 x i8>, <8 x i8>) nounwind readnone
 | |
| declare <4 x i32> @llvm.arm.neon.vshiftls.v4i32(<4 x i16>, <4 x i16>) nounwind readnone
 | |
| declare <2 x i64> @llvm.arm.neon.vshiftls.v2i64(<2 x i32>, <2 x i32>) nounwind readnone
 | |
| 
 | |
| declare <8 x i16> @llvm.arm.neon.vshiftlu.v8i16(<8 x i8>, <8 x i8>) nounwind readnone
 | |
| declare <4 x i32> @llvm.arm.neon.vshiftlu.v4i32(<4 x i16>, <4 x i16>) nounwind readnone
 | |
| declare <2 x i64> @llvm.arm.neon.vshiftlu.v2i64(<2 x i32>, <2 x i32>) nounwind readnone
 |