mirror of
				https://github.com/c64scene-ar/llvm-6502.git
				synced 2025-10-31 08:16:47 +00:00 
			
		
		
		
	For some targets, it is desirable to prefer scalarizing <N x i1> instead of promoting to a larger legal type, such as <N x i32>. git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@168882 91177308-0d34-0410-b5e6-96231b3b80d8
		
			
				
	
	
		
			20 lines
		
	
	
		
			679 B
		
	
	
	
		
			LLVM
		
	
	
	
	
	
			
		
		
	
	
			20 lines
		
	
	
		
			679 B
		
	
	
	
		
			LLVM
		
	
	
	
	
	
| ; RUN: llc < %s -march=nvptx -mcpu=sm_20
 | |
| ; RUN: llc < %s -march=nvptx64 -mcpu=sm_20
 | |
| 
 | |
| ; This test makes sure that the result of vector compares are properly
 | |
| ; scalarized.  If codegen fails, then the type legalizer incorrectly
 | |
| ; tried to promote <2 x i1> to <2 x i8> and instruction selection failed.
 | |
| 
 | |
| define void @foo(<2 x i32>* %a, <2 x i32>* %b, i32* %r1, i32* %r2) {
 | |
|   %aval = load <2 x i32>* %a
 | |
|   %bval = load <2 x i32>* %b
 | |
|   %res = icmp slt <2 x i32> %aval, %bval
 | |
|   %t1 = extractelement <2 x i1> %res, i32 0
 | |
|   %t2 = extractelement <2 x i1> %res, i32 1
 | |
|   %t1a = zext i1 %t1 to i32
 | |
|   %t2a = zext i1 %t2 to i32
 | |
|   store i32 %t1a, i32* %r1
 | |
|   store i32 %t2a, i32* %r2
 | |
|   ret void
 | |
| }
 |