mirror of
				https://github.com/c64scene-ar/llvm-6502.git
				synced 2025-10-30 16:17:05 +00:00 
			
		
		
		
	This was done with the following sed invocation to catch label lines demarking function boundaries:
    sed -i '' "s/^;\( *\)\([A-Z0-9_]*\):\( *\)test\([A-Za-z0-9_-]*\):\( *\)$/;\1\2-LABEL:\3test\4:\5/g" test/CodeGen/*/*.ll
which was written conservatively to avoid false positives rather than false negatives. I scanned through all the changes and everything looks correct.
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@186258 91177308-0d34-0410-b5e6-96231b3b80d8
		
	
		
			
				
	
	
		
			61 lines
		
	
	
		
			2.0 KiB
		
	
	
	
		
			LLVM
		
	
	
	
	
	
			
		
		
	
	
			61 lines
		
	
	
		
			2.0 KiB
		
	
	
	
		
			LLVM
		
	
	
	
	
	
| ; RUN: llc -mcpu=pwr7 -O0 -code-model=medium <%s | FileCheck %s
 | |
| ; RUN: llc -mcpu=pwr7 -O0 -code-model=large <%s | FileCheck %s
 | |
| 
 | |
| ; Test correct code generation for medium and large code model
 | |
| ; for loading the address of a jump table from the TOC.
 | |
| 
 | |
| target datalayout = "E-p:64:64:64-i1:8:8-i8:8:8-i16:16:16-i32:32:32-i64:64:64-f32:32:32-f64:64:64-f128:128:128-v128:128:128-n32:64"
 | |
| target triple = "powerpc64-unknown-linux-gnu"
 | |
| 
 | |
| define signext i32 @test_jump_table(i32 signext %i) nounwind {
 | |
| entry:
 | |
|   %i.addr = alloca i32, align 4
 | |
|   store i32 %i, i32* %i.addr, align 4
 | |
|   %0 = load i32* %i.addr, align 4
 | |
|   switch i32 %0, label %sw.default [
 | |
|     i32 3, label %sw.bb
 | |
|     i32 4, label %sw.bb1
 | |
|     i32 5, label %sw.bb2
 | |
|     i32 6, label %sw.bb3
 | |
|   ]
 | |
| 
 | |
| sw.default:                                       ; preds = %entry
 | |
|   br label %sw.epilog
 | |
| 
 | |
| sw.bb:                                            ; preds = %entry
 | |
|   %1 = load i32* %i.addr, align 4
 | |
|   %mul = mul nsw i32 %1, 7
 | |
|   store i32 %mul, i32* %i.addr, align 4
 | |
|   br label %sw.bb1
 | |
| 
 | |
| sw.bb1:                                           ; preds = %entry, %sw.bb
 | |
|   %2 = load i32* %i.addr, align 4
 | |
|   %dec = add nsw i32 %2, -1
 | |
|   store i32 %dec, i32* %i.addr, align 4
 | |
|   br label %sw.bb2
 | |
| 
 | |
| sw.bb2:                                           ; preds = %entry, %sw.bb1
 | |
|   %3 = load i32* %i.addr, align 4
 | |
|   %add = add nsw i32 %3, 3
 | |
|   store i32 %add, i32* %i.addr, align 4
 | |
|   br label %sw.bb3
 | |
| 
 | |
| sw.bb3:                                           ; preds = %entry, %sw.bb2
 | |
|   %4 = load i32* %i.addr, align 4
 | |
|   %shl = shl i32 %4, 1
 | |
|   store i32 %shl, i32* %i.addr, align 4
 | |
|   br label %sw.epilog
 | |
| 
 | |
| sw.epilog:                                        ; preds = %sw.bb3, %sw.default
 | |
|   %5 = load i32* %i.addr, align 4
 | |
|   ret i32 %5
 | |
| }
 | |
| 
 | |
| ; CHECK-LABEL: test_jump_table:
 | |
| ; CHECK: addis [[REG1:[0-9]+]], 2, .LC[[TOCNUM:[0-9]+]]@toc@ha
 | |
| ; CHECK: ld [[REG2:[0-9]+]], .LC[[TOCNUM]]@toc@l([[REG1]])
 | |
| ; CHECK: ldx {{[0-9]+}}, {{[0-9]+}}, [[REG2]]
 | |
| ; CHECK: .section .toc
 | |
| ; CHECK: .LC[[TOCNUM]]:
 | |
| ; CHECK: .tc {{[a-z0-9A-Z_.]+}}[TC],{{[a-z0-9A-Z_.]+}}
 |