mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2025-11-04 05:17:07 +00:00
c5e99819f4
Hard float for mips16 means essentially to compile as soft float but to use a runtime library for soft float that is written with native mips32 floating point instructions (those runtime routines run in mips32 hard float mode). The patch reviewed by Reed Kotler. git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@195123 91177308-0d34-0410-b5e6-96231b3b80d8
46 lines
1009 B
LLVM
46 lines
1009 B
LLVM
; RUN: llc -march=mips -mcpu=mips32r2 < %s | FileCheck %s
|
|
; RUN: llc -mtriple=mipsel-linux-gnu -march=mipsel -mcpu=mips32r2 -mattr=+mips16 < %s | FileCheck %s -check-prefix=mips16
|
|
|
|
; CHECK: rotrv $2, $4
|
|
; mips16: .ent rot0
|
|
define i32 @rot0(i32 %a, i32 %b) nounwind readnone {
|
|
entry:
|
|
%shl = shl i32 %a, %b
|
|
%sub = sub i32 32, %b
|
|
%shr = lshr i32 %a, %sub
|
|
%or = or i32 %shr, %shl
|
|
ret i32 %or
|
|
}
|
|
|
|
; CHECK: rotr $2, $4, 22
|
|
; mips16: .ent rot1
|
|
define i32 @rot1(i32 %a) nounwind readnone {
|
|
entry:
|
|
%shl = shl i32 %a, 10
|
|
%shr = lshr i32 %a, 22
|
|
%or = or i32 %shl, %shr
|
|
ret i32 %or
|
|
}
|
|
|
|
; CHECK: rotrv $2, $4, $5
|
|
; mips16: .ent rot2
|
|
define i32 @rot2(i32 %a, i32 %b) nounwind readnone {
|
|
entry:
|
|
%shr = lshr i32 %a, %b
|
|
%sub = sub i32 32, %b
|
|
%shl = shl i32 %a, %sub
|
|
%or = or i32 %shl, %shr
|
|
ret i32 %or
|
|
}
|
|
|
|
; CHECK: rotr $2, $4, 10
|
|
; mips16: .ent rot3
|
|
define i32 @rot3(i32 %a) nounwind readnone {
|
|
entry:
|
|
%shr = lshr i32 %a, 10
|
|
%shl = shl i32 %a, 22
|
|
%or = or i32 %shr, %shl
|
|
ret i32 %or
|
|
}
|
|
|