mirror of
				https://github.com/c64scene-ar/llvm-6502.git
				synced 2025-11-03 14:21:30 +00:00 
			
		
		
		
	Essentially the same as the GEP change in r230786.
A similar migration script can be used to update test cases, though a few more
test case improvements/changes were required this time around: (r229269-r229278)
import fileinput
import sys
import re
pat = re.compile(r"((?:=|:|^)\s*load (?:atomic )?(?:volatile )?(.*?))(| addrspace\(\d+\) *)\*($| *(?:%|@|null|undef|blockaddress|getelementptr|addrspacecast|bitcast|inttoptr|\[\[[a-zA-Z]|\{\{).*$)")
for line in sys.stdin:
  sys.stdout.write(re.sub(pat, r"\1, \2\3*\4", line))
Reviewers: rafael, dexonsmith, grosser
Differential Revision: http://reviews.llvm.org/D7649
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@230794 91177308-0d34-0410-b5e6-96231b3b80d8
		
	
		
			
				
	
	
		
			27 lines
		
	
	
		
			859 B
		
	
	
	
		
			LLVM
		
	
	
	
	
	
			
		
		
	
	
			27 lines
		
	
	
		
			859 B
		
	
	
	
		
			LLVM
		
	
	
	
	
	
; RUN: llc -march=hexagon -mcpu=hexagonv5  < %s | FileCheck %s
 | 
						|
; Check that we generate conversion from single precision floating point
 | 
						|
; to 32-bit int value in IEEE complaint mode in V5.
 | 
						|
 | 
						|
; CHECK: r{{[0-9]+}} = convert_sf2w(r{{[0-9]+}}):chop
 | 
						|
 | 
						|
define i32 @main() nounwind {
 | 
						|
entry:
 | 
						|
  %retval = alloca i32, align 4
 | 
						|
  %i = alloca i32, align 4
 | 
						|
  %a = alloca float, align 4
 | 
						|
  %b = alloca float, align 4
 | 
						|
  %c = alloca float, align 4
 | 
						|
  store i32 0, i32* %retval
 | 
						|
  store float 0x402ECCCCC0000000, float* %a, align 4
 | 
						|
  store float 0x4022333340000000, float* %b, align 4
 | 
						|
  %0 = load float, float* %a, align 4
 | 
						|
  %1 = load float, float* %b, align 4
 | 
						|
  %add = fadd float %0, %1
 | 
						|
  store float %add, float* %c, align 4
 | 
						|
  %2 = load float, float* %c, align 4
 | 
						|
  %conv = fptosi float %2 to i32
 | 
						|
  store i32 %conv, i32* %i, align 4
 | 
						|
  %3 = load i32, i32* %i, align 4
 | 
						|
  ret i32 %3
 | 
						|
}
 |