mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2025-10-31 08:16:47 +00:00
d9accc1e5f
filler such as if delay slot filler have to put NOP instruction into the delay slot of microMIPS BEQ or BNE instruction which uses the register $0, then instead of emitting NOP this instruction is replaced by the corresponding microMIPS compact branch instruction, i.e. BEQZC or BNEZC. Differential Revision: http://reviews.llvm.org/D3566 git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@222580 91177308-0d34-0410-b5e6-96231b3b80d8
19 lines
562 B
LLVM
19 lines
562 B
LLVM
; RUN: llc %s -march=mipsel -mcpu=mips32r2 -mattr=micromips -filetype=asm \
|
|
; RUN: -relocation-model=pic -o - | FileCheck %s
|
|
|
|
@x = common global i32 0, align 4
|
|
|
|
define i32 @AtomicLoadAdd32(i32 %incr) nounwind {
|
|
entry:
|
|
%0 = atomicrmw add i32* @x, i32 %incr monotonic
|
|
ret i32 %0
|
|
|
|
; CHECK-LABEL: AtomicLoadAdd32:
|
|
; CHECK: lw $[[R0:[0-9]+]], %got(x)
|
|
; CHECK: $[[BB0:[A-Z_0-9]+]]:
|
|
; CHECK: ll $[[R1:[0-9]+]], 0($[[R0]])
|
|
; CHECK: addu $[[R2:[0-9]+]], $[[R1]], $4
|
|
; CHECK: sc $[[R2]], 0($[[R0]])
|
|
; CHECK: beqzc $[[R2]], $[[BB0]]
|
|
}
|