mirror of
				https://github.com/c64scene-ar/llvm-6502.git
				synced 2025-10-30 16:17:05 +00:00 
			
		
		
		
	Essentially the same as the GEP change in r230786.
A similar migration script can be used to update test cases, though a few more
test case improvements/changes were required this time around: (r229269-r229278)
import fileinput
import sys
import re
pat = re.compile(r"((?:=|:|^)\s*load (?:atomic )?(?:volatile )?(.*?))(| addrspace\(\d+\) *)\*($| *(?:%|@|null|undef|blockaddress|getelementptr|addrspacecast|bitcast|inttoptr|\[\[[a-zA-Z]|\{\{).*$)")
for line in sys.stdin:
  sys.stdout.write(re.sub(pat, r"\1, \2\3*\4", line))
Reviewers: rafael, dexonsmith, grosser
Differential Revision: http://reviews.llvm.org/D7649
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@230794 91177308-0d34-0410-b5e6-96231b3b80d8
		
	
		
			
				
	
	
		
			45 lines
		
	
	
		
			1.0 KiB
		
	
	
	
		
			LLVM
		
	
	
	
	
	
			
		
		
	
	
			45 lines
		
	
	
		
			1.0 KiB
		
	
	
	
		
			LLVM
		
	
	
	
	
	
| ; RUN: llc -march=mipsel -mcpu=mips32r2 -mattr=+micromips \
 | |
| ; RUN:   -relocation-model=pic -O3 < %s | FileCheck %s
 | |
| 
 | |
| @a = global i32 10, align 4
 | |
| @b = global i32 0, align 4
 | |
| @c = global i32 10, align 4
 | |
| @d = global i32 0, align 4
 | |
| 
 | |
| define i32 @shift_left() nounwind {
 | |
| entry:
 | |
|   %0 = load i32, i32* @a, align 4
 | |
|   %shl = shl i32 %0, 4
 | |
|   store i32 %shl, i32* @b, align 4
 | |
| 
 | |
|   %1 = load i32, i32* @c, align 4
 | |
|   %shl1 = shl i32 %1, 10
 | |
|   store i32 %shl1, i32* @d, align 4
 | |
| 
 | |
|   ret i32 0
 | |
| }
 | |
| 
 | |
| ; CHECK: sll16  ${{[2-7]|16|17}}, ${{[2-7]|16|17}}, {{[0-7]}}
 | |
| ; CHECK: sll    ${{[0-9]+}}, ${{[0-9]+}}, {{[0-9]+}}
 | |
| 
 | |
| @i = global i32 10654, align 4
 | |
| @j = global i32 0, align 4
 | |
| @m = global i32 10, align 4
 | |
| @n = global i32 0, align 4
 | |
| 
 | |
| define i32 @shift_right() nounwind {
 | |
| entry:
 | |
|   %0 = load i32, i32* @i, align 4
 | |
|   %shr = lshr i32 %0, 4
 | |
|   store i32 %shr, i32* @j, align 4
 | |
| 
 | |
|   %1 = load i32, i32* @m, align 4
 | |
|   %shr1 = lshr i32 %1, 10
 | |
|   store i32 %shr1, i32* @n, align 4
 | |
| 
 | |
|   ret i32 0
 | |
| }
 | |
| 
 | |
| ; CHECK: srl16  ${{[2-7]|16|17}}, ${{[2-7]|16|17}}, {{[0-7]}}
 | |
| ; CHECK: srl    ${{[0-9]+}}, ${{[0-9]+}}, {{[0-9]+}}
 |