mirror of
				https://github.com/c64scene-ar/llvm-6502.git
				synced 2025-10-31 08:16:47 +00:00 
			
		
		
		
	Essentially the same as the GEP change in r230786.
A similar migration script can be used to update test cases, though a few more
test case improvements/changes were required this time around: (r229269-r229278)
import fileinput
import sys
import re
pat = re.compile(r"((?:=|:|^)\s*load (?:atomic )?(?:volatile )?(.*?))(| addrspace\(\d+\) *)\*($| *(?:%|@|null|undef|blockaddress|getelementptr|addrspacecast|bitcast|inttoptr|\[\[[a-zA-Z]|\{\{).*$)")
for line in sys.stdin:
  sys.stdout.write(re.sub(pat, r"\1, \2\3*\4", line))
Reviewers: rafael, dexonsmith, grosser
Differential Revision: http://reviews.llvm.org/D7649
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@230794 91177308-0d34-0410-b5e6-96231b3b80d8
		
	
		
			
				
	
	
		
			72 lines
		
	
	
		
			1.7 KiB
		
	
	
	
		
			LLVM
		
	
	
	
	
	
			
		
		
	
	
			72 lines
		
	
	
		
			1.7 KiB
		
	
	
	
		
			LLVM
		
	
	
	
	
	
| ; RUN: llc -filetype=asm -mtriple=mipsel-none-linux -relocation-model=static \
 | |
| ; RUN:     -O3 < %s | FileCheck %s
 | |
| 
 | |
| ; RUN: llc -filetype=asm -mtriple=mipsel-none-nacl -relocation-model=static \
 | |
| ; RUN:     -O3 < %s | FileCheck %s -check-prefix=CHECK-NACL
 | |
| 
 | |
| @x = global i32 0, align 4
 | |
| declare void @f1(i32)
 | |
| declare void @f2()
 | |
| 
 | |
| 
 | |
| define void @test1() {
 | |
|   %1 = load i32, i32* @x, align 4
 | |
|   call void @f1(i32 %1)
 | |
|   ret void
 | |
| 
 | |
| 
 | |
| ; CHECK-LABEL:       test1
 | |
| 
 | |
| ; We first make sure that for non-NaCl targets branch-delay slot contains
 | |
| ; dangerous instructions.
 | |
| 
 | |
| ; Check that branch-delay slot is used to load argument from x before function
 | |
| ; call.
 | |
| 
 | |
| ; CHECK:             jal
 | |
| ; CHECK-NEXT:        lw      $4, %lo(x)(${{[0-9]+}})
 | |
| 
 | |
| ; Check that branch-delay slot is used for adjusting sp before return.
 | |
| 
 | |
| ; CHECK:             jr      $ra
 | |
| ; CHECK-NEXT:        addiu   $sp, $sp, {{[0-9]+}}
 | |
| 
 | |
| 
 | |
| ; For NaCl, check that branch-delay slot doesn't contain dangerous instructions.
 | |
| 
 | |
| ; CHECK-NACL:             jal
 | |
| ; CHECK-NACL-NEXT:        nop
 | |
| 
 | |
| ; CHECK-NACL:             jr      $ra
 | |
| ; CHECK-NACL-NEXT:        nop
 | |
| }
 | |
| 
 | |
| 
 | |
| define void @test2() {
 | |
|   store i32 1, i32* @x, align 4
 | |
|   tail call void @f2()
 | |
|   ret void
 | |
| 
 | |
| 
 | |
| ; CHECK-LABEL:       test2
 | |
| 
 | |
| ; Check that branch-delay slot is used for storing to x before function call.
 | |
| 
 | |
| ; CHECK:             jal
 | |
| ; CHECK-NEXT:        sw      ${{[0-9]+}}, %lo(x)(${{[0-9]+}})
 | |
| 
 | |
| ; Check that branch-delay slot is used for adjusting sp before return.
 | |
| 
 | |
| ; CHECK:             jr      $ra
 | |
| ; CHECK-NEXT:        addiu   $sp, $sp, {{[0-9]+}}
 | |
| 
 | |
| 
 | |
| ; For NaCl, check that branch-delay slot doesn't contain dangerous instructions.
 | |
| 
 | |
| ; CHECK-NACL:             jal
 | |
| ; CHECK-NACL-NEXT:        nop
 | |
| 
 | |
| ; CHECK-NACL:             jr      $ra
 | |
| ; CHECK-NACL-NEXT:        nop
 | |
| }
 |