mirror of
				https://github.com/c64scene-ar/llvm-6502.git
				synced 2025-10-31 08:16:47 +00:00 
			
		
		
		
	Essentially the same as the GEP change in r230786.
A similar migration script can be used to update test cases, though a few more
test case improvements/changes were required this time around: (r229269-r229278)
import fileinput
import sys
import re
pat = re.compile(r"((?:=|:|^)\s*load (?:atomic )?(?:volatile )?(.*?))(| addrspace\(\d+\) *)\*($| *(?:%|@|null|undef|blockaddress|getelementptr|addrspacecast|bitcast|inttoptr|\[\[[a-zA-Z]|\{\{).*$)")
for line in sys.stdin:
  sys.stdout.write(re.sub(pat, r"\1, \2\3*\4", line))
Reviewers: rafael, dexonsmith, grosser
Differential Revision: http://reviews.llvm.org/D7649
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@230794 91177308-0d34-0410-b5e6-96231b3b80d8
		
	
		
			
				
	
	
		
			111 lines
		
	
	
		
			3.2 KiB
		
	
	
	
		
			LLVM
		
	
	
	
	
	
			
		
		
	
	
			111 lines
		
	
	
		
			3.2 KiB
		
	
	
	
		
			LLVM
		
	
	
	
	
	
| ; RUN: llc -mcpu=ppc64 < %s | FileCheck %s -check-prefix=GENERIC
 | |
| ; RUN: llc -mcpu=970 < %s | FileCheck %s -check-prefix=PWR
 | |
| ; RUN: llc -mcpu=a2 < %s | FileCheck %s -check-prefix=BASIC
 | |
| ; RUN: llc -mcpu=e500mc < %s | FileCheck %s -check-prefix=BASIC
 | |
| ; RUN: llc -mcpu=e5500 < %s | FileCheck %s -check-prefix=BASIC
 | |
| ; RUN: llc -mcpu=pwr4 < %s | FileCheck %s -check-prefix=PWR
 | |
| ; RUN: llc -mcpu=pwr5 < %s | FileCheck %s -check-prefix=PWR
 | |
| ; RUN: llc -mcpu=pwr5x < %s | FileCheck %s -check-prefix=PWR
 | |
| ; RUN: llc -mcpu=pwr6 < %s | FileCheck %s -check-prefix=PWR
 | |
| ; RUN: llc -mcpu=pwr6x < %s | FileCheck %s -check-prefix=PWR
 | |
| ; RUN: llc -mcpu=pwr7 < %s | FileCheck %s -check-prefix=PWR
 | |
| ; RUN: llc -mcpu=pwr8 < %s | FileCheck %s -check-prefix=PWR
 | |
| target datalayout = "E-m:e-i64:64-n32:64"
 | |
| target triple = "powerpc64-unknown-linux-gnu"
 | |
| 
 | |
| ; Function Attrs: nounwind readnone
 | |
| define signext i32 @foo(i32 signext %x) #0 {
 | |
| entry:
 | |
|   %mul = shl nsw i32 %x, 1
 | |
|   ret i32 %mul
 | |
| 
 | |
| ; GENERIC-LABEL: .globl  foo
 | |
| ; BASIC-LABEL: .globl  foo
 | |
| ; PWR-LABEL: .globl  foo
 | |
| ; GENERIC: .align  2
 | |
| ; BASIC: .align  4
 | |
| ; PWR: .align  4
 | |
| ; GENERIC: @foo
 | |
| ; BASIC: @foo
 | |
| ; PWR: @foo
 | |
| }
 | |
| 
 | |
| ; Function Attrs: nounwind
 | |
| define void @loop(i32 signext %x, i32* nocapture %a) #1 {
 | |
| entry:
 | |
|   br label %vector.body
 | |
| 
 | |
| ; GENERIC-LABEL: @loop
 | |
| ; BASIC-LABEL: @loop
 | |
| ; PWR-LABEL: @loop
 | |
| ; GENERIC: mtctr
 | |
| ; BASIC: mtctr
 | |
| ; PWR: mtctr
 | |
| ; GENERIC-NOT: .align
 | |
| ; BASIC: .align  4
 | |
| ; PWR: .align  4
 | |
| ; GENERIC: lwzu
 | |
| ; BASIC: lwzu
 | |
| ; PWR: lwzu
 | |
| ; GENERIC: bdnz
 | |
| ; BASIC: bdnz
 | |
| ; PWR: bdnz
 | |
| 
 | |
| vector.body:                                      ; preds = %vector.body, %entry
 | |
|   %index = phi i64 [ 0, %entry ], [ %index.next, %vector.body ]
 | |
|   %induction45 = or i64 %index, 1
 | |
|   %0 = getelementptr inbounds i32, i32* %a, i64 %index
 | |
|   %1 = getelementptr inbounds i32, i32* %a, i64 %induction45
 | |
|   %2 = load i32, i32* %0, align 4
 | |
|   %3 = load i32, i32* %1, align 4
 | |
|   %4 = add nsw i32 %2, 4
 | |
|   %5 = add nsw i32 %3, 4
 | |
|   %6 = mul nsw i32 %4, 3
 | |
|   %7 = mul nsw i32 %5, 3
 | |
|   store i32 %6, i32* %0, align 4
 | |
|   store i32 %7, i32* %1, align 4
 | |
|   %index.next = add i64 %index, 2
 | |
|   %8 = icmp eq i64 %index.next, 2048
 | |
|   br i1 %8, label %for.end, label %vector.body
 | |
| 
 | |
| for.end:                                          ; preds = %vector.body
 | |
|   ret void
 | |
| }
 | |
| 
 | |
| ; Function Attrs: nounwind
 | |
| define void @sloop(i32 signext %x, i32* nocapture %a) #1 {
 | |
| entry:
 | |
|   br label %for.body
 | |
| 
 | |
| ; GENERIC-LABEL: @sloop
 | |
| ; BASIC-LABEL: @sloop
 | |
| ; PWR-LABEL: @sloop
 | |
| ; GENERIC: mtctr
 | |
| ; BASIC: mtctr
 | |
| ; PWR: mtctr
 | |
| ; GENERIC-NOT: .align
 | |
| ; BASIC: .align  4
 | |
| ; PWR: .align  5
 | |
| ; GENERIC: bdnz
 | |
| ; BASIC: bdnz
 | |
| ; PWR: bdnz
 | |
| 
 | |
| for.body:                                         ; preds = %for.body, %entry
 | |
|   %indvars.iv = phi i64 [ 0, %entry ], [ %indvars.iv.next, %for.body ]
 | |
|   %arrayidx = getelementptr inbounds i32, i32* %a, i64 %indvars.iv
 | |
|   %0 = load i32, i32* %arrayidx, align 4
 | |
|   %add = add nsw i32 %0, 4
 | |
|   %mul = mul nsw i32 %add, 3
 | |
|   store i32 %mul, i32* %arrayidx, align 4
 | |
|   %indvars.iv.next = add nuw nsw i64 %indvars.iv, 1
 | |
|   %exitcond = icmp eq i64 %indvars.iv.next, 2048
 | |
|   br i1 %exitcond, label %for.end, label %for.body
 | |
| 
 | |
| for.end:                                          ; preds = %for.body
 | |
|   ret void
 | |
| }
 | |
| 
 | |
| attributes #0 = { nounwind readnone }
 | |
| attributes #1 = { nounwind }
 | |
| 
 |