mirror of
				https://github.com/c64scene-ar/llvm-6502.git
				synced 2025-10-30 16:17:05 +00:00 
			
		
		
		
	Essentially the same as the GEP change in r230786.
A similar migration script can be used to update test cases, though a few more
test case improvements/changes were required this time around: (r229269-r229278)
import fileinput
import sys
import re
pat = re.compile(r"((?:=|:|^)\s*load (?:atomic )?(?:volatile )?(.*?))(| addrspace\(\d+\) *)\*($| *(?:%|@|null|undef|blockaddress|getelementptr|addrspacecast|bitcast|inttoptr|\[\[[a-zA-Z]|\{\{).*$)")
for line in sys.stdin:
  sys.stdout.write(re.sub(pat, r"\1, \2\3*\4", line))
Reviewers: rafael, dexonsmith, grosser
Differential Revision: http://reviews.llvm.org/D7649
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@230794 91177308-0d34-0410-b5e6-96231b3b80d8
		
	
		
			
				
	
	
		
			70 lines
		
	
	
		
			1.6 KiB
		
	
	
	
		
			LLVM
		
	
	
	
	
	
			
		
		
	
	
			70 lines
		
	
	
		
			1.6 KiB
		
	
	
	
		
			LLVM
		
	
	
	
	
	
| ; RUN: llc -mcpu=a2 < %s | FileCheck %s
 | |
| target datalayout = "E-m:e-i64:64-n32:64"
 | |
| target triple = "powerpc64-unknown-linux-gnu"
 | |
| 
 | |
| ; Function Attrs: nounwind
 | |
| define double @foo1(i32* %x) #0 {
 | |
| entry:
 | |
|   %0 = load i32, i32* %x, align 4
 | |
|   %conv = sext i32 %0 to i64
 | |
|   %conv1 = sitofp i64 %conv to double
 | |
|   ret double %conv1
 | |
| 
 | |
| ; CHECK-LABEL: @foo1
 | |
| ; CHECK: lfiwax [[REG1:[0-9]+]], 0, 3
 | |
| ; CHECK: fcfid 1, [[REG1]]
 | |
| ; CHECK: blr
 | |
| }
 | |
| 
 | |
| define double @foo2(i32* %x) #0 {
 | |
| entry:
 | |
|   %0 = load i32, i32* %x, align 4
 | |
|   %conv = zext i32 %0 to i64
 | |
|   %conv1 = sitofp i64 %conv to double
 | |
|   ret double %conv1
 | |
| 
 | |
| ; CHECK-LABEL: @foo2
 | |
| ; CHECK: lfiwzx [[REG1:[0-9]+]], 0, 3
 | |
| ; CHECK: fcfid 1, [[REG1]]
 | |
| ; CHECK: blr
 | |
| }
 | |
| 
 | |
| define double @foo3(i32* %x) #0 {
 | |
| entry:
 | |
|   %0 = load i32, i32* %x, align 4
 | |
|   %1 = add i32 %0, 8
 | |
|   %conv = zext i32 %1 to i64
 | |
|   %conv1 = sitofp i64 %conv to double
 | |
|   ret double %conv1
 | |
| 
 | |
| ; CHECK-LABEL: @foo3
 | |
| ; CHECK-DAG: lwz [[REG1:[0-9]+]], 0(3)
 | |
| ; CHECK-DAG: addi [[REG3:[0-9]+]], 1,
 | |
| ; CHECK-DAG: addi [[REG2:[0-9]+]], [[REG1]], 8
 | |
| ; CHECK-DAG: stw [[REG2]],
 | |
| ; CHECK: lfiwzx [[REG4:[0-9]+]], 0, [[REG3]]
 | |
| ; CHECK: fcfid 1, [[REG4]]
 | |
| ; CHECK: blr
 | |
| }
 | |
| 
 | |
| define double @foo4(i32* %x) #0 {
 | |
| entry:
 | |
|   %0 = load i32, i32* %x, align 4
 | |
|   %1 = add i32 %0, 8
 | |
|   %conv = sext i32 %1 to i64
 | |
|   %conv1 = sitofp i64 %conv to double
 | |
|   ret double %conv1
 | |
| 
 | |
| ; CHECK-LABEL: @foo4
 | |
| ; CHECK-DAG: lwz [[REG1:[0-9]+]], 0(3)
 | |
| ; CHECK-DAG: addi [[REG3:[0-9]+]], 1,
 | |
| ; CHECK-DAG: addi [[REG2:[0-9]+]], [[REG1]], 8
 | |
| ; CHECK-DAG: stw [[REG2]],
 | |
| ; CHECK: lfiwax [[REG4:[0-9]+]], 0, [[REG3]]
 | |
| ; CHECK: fcfid 1, [[REG4]]
 | |
| ; CHECK: blr
 | |
| }
 | |
| 
 | |
| attributes #0 = { nounwind }
 | |
| 
 |