mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2025-11-03 14:21:30 +00:00
6023ad2d37
Though such shifts are usually optimized away by combiner, we still can encounter them after a vector shift is legalized. git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@231443 91177308-0d34-0410-b5e6-96231b3b80d8
13 lines
276 B
LLVM
13 lines
276 B
LLVM
; RUN: llc < %s -march=x86 -mcpu=yonah | FileCheck %s
|
|
|
|
|
|
; Verify that we don't fail when shift by zero is encountered.
|
|
|
|
define i64 @test1(<2 x i64> %a) {
|
|
entry:
|
|
%c = shl <2 x i64> %a, <i64 0, i64 2>
|
|
%d = extractelement <2 x i64> %c, i32 0
|
|
ret i64 %d
|
|
}
|
|
; CHECK-LABEL: test1
|