mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2025-01-09 10:31:14 +00:00
fddb7667ca
When a target instruction wants to set target-specific flags, it should simply
set bits in the TSFlags bit vector defined in the Instruction TableGen class.
This works well because TableGen resolves member references late:
class I : Instruction {
AddrMode AM = AddrModeNone;
let TSFlags{3-0} = AM.Value;
}
let AM = AddrMode4 in
def ADD : I;
TSFlags gets the expected bits from AddrMode4 in this example.
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@100384 91177308-0d34-0410-b5e6-96231b3b80d8
|
||
|---|---|---|
| .. | ||
| Mangler.h | ||
| SubtargetFeature.h | ||
| Target.td | ||
| TargetAsmBackend.h | ||
| TargetAsmLexer.h | ||
| TargetAsmParser.h | ||
| TargetCallingConv.td | ||
| TargetData.h | ||
| TargetELFWriterInfo.h | ||
| TargetFrameInfo.h | ||
| TargetInstrDesc.h | ||
| TargetInstrInfo.h | ||
| TargetInstrItineraries.h | ||
| TargetIntrinsicInfo.h | ||
| TargetJITInfo.h | ||
| TargetLowering.h | ||
| TargetLoweringObjectFile.h | ||
| TargetMachine.h | ||
| TargetOpcodes.h | ||
| TargetOptions.h | ||
| TargetRegisterInfo.h | ||
| TargetRegistry.h | ||
| TargetSchedule.td | ||
| TargetSelect.h | ||
| TargetSelectionDAG.td | ||
| TargetSubtarget.h | ||