mirror of
https://github.com/jeremysrand/llvm-65816.git
synced 2024-10-01 23:56:20 +00:00
54 lines
1.8 KiB
TableGen
54 lines
1.8 KiB
TableGen
|
//===-- XCore.td - Describe the XCore Target Machine -------*- tablegen -*-===//
|
||
|
//
|
||
|
// The LLVM Compiler Infrastructure
|
||
|
//
|
||
|
// This file is distributed under the University of Illinois Open Source
|
||
|
// License. See LICENSE.TXT for details.
|
||
|
//
|
||
|
//===----------------------------------------------------------------------===//
|
||
|
//
|
||
|
// This is the top level entry point for the XCore target.
|
||
|
//
|
||
|
//===----------------------------------------------------------------------===//
|
||
|
|
||
|
//===----------------------------------------------------------------------===//
|
||
|
// Target-independent interfaces which we are implementing
|
||
|
//===----------------------------------------------------------------------===//
|
||
|
|
||
|
include "llvm/Target/Target.td"
|
||
|
|
||
|
//===----------------------------------------------------------------------===//
|
||
|
// Descriptions
|
||
|
//===----------------------------------------------------------------------===//
|
||
|
|
||
|
include "XCoreRegisterInfo.td"
|
||
|
include "XCoreInstrInfo.td"
|
||
|
include "XCoreCallingConv.td"
|
||
|
|
||
|
def XCoreInstrInfo : InstrInfo;
|
||
|
|
||
|
//===----------------------------------------------------------------------===//
|
||
|
// XCore processors supported.
|
||
|
//===----------------------------------------------------------------------===//
|
||
|
|
||
|
class Proc<string Name, list<SubtargetFeature> Features>
|
||
|
: Processor<Name, NoItineraries, Features>;
|
||
|
|
||
|
def : Proc<"generic", []>;
|
||
|
def : Proc<"xs1b-generic", []>;
|
||
|
|
||
|
//===----------------------------------------------------------------------===//
|
||
|
// Declare the target which we are implementing
|
||
|
//===----------------------------------------------------------------------===//
|
||
|
|
||
|
def XCoreAsmWriter : AsmWriter {
|
||
|
string AsmWriterClassName = "InstPrinter";
|
||
|
bit isMCAsmWriter = 1;
|
||
|
}
|
||
|
|
||
|
def XCore : Target {
|
||
|
// Pull in Instruction Info:
|
||
|
let InstructionSet = XCoreInstrInfo;
|
||
|
let AssemblyWriters = [XCoreAsmWriter];
|
||
|
}
|