6502/millfork
1
0
Fork 0
mirror of https://github.com/KarolS/millfork.git synced 2024-05-28 13:41:31 +00:00
Code Issues Projects Releases Wiki Activity

Z80: Add SLS as an alternate mnemonic for SLL

Browse Source
This commit is contained in:
Karol Stasiak 2020-09-27 18:46:19 +02:00
parent 3a9be16107
commit 3af4fcffa9
2 changed files with 3 additions and 3 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
docs/lang/assemblyz80.md
View File

@ -263,8 +263,8 @@ Intel syntax | Zilog syntax
**SLAY d** | **SLA IY(d)**
**SRAY d** | **SRA IY(d)**
**SRLY d** | **SRL IY(d)**
**SLLR r** | **SLL r**
**SLLY d** | **SLL IY(d)**
**SLLR r** | **SLL r**, SLS r
**SLLY d** | **SLL IY(d)**, SLS IY(d)
**SPIY** | **LD SP,IY**
**PUSHIY**, PUSH IY | **PUSH IY**
**POPIY**, POP IY | **POP IY**

2
src/main/scala/millfork/parser/Z80Parser.scala
View File

@ -330,7 +330,7 @@ case class Z80Parser(filename: String,
case "RLC" => one8Register(RLC)
case "RRC" => one8Register(RRC)
case "SLA" => one8Register(SLA)
case "SLL" => one8Register(SLL)
case "SLL" | "SLS" => one8Register(SLL)
case "SRA" => one8RegisterOr8085Illegal(SRA, ZRegister.HL, RRHL)
case "SRL" => one8Register(SRL)
case "SWAP" => one8Register(SWAP)