6502/millfork
1
0
Fork 0
mirror of https://github.com/KarolS/millfork.git synced 2024-12-22 16:31:02 +00:00
Code Issues Projects Releases Wiki Activity

Fix init_rw_memory

Browse Source
This commit is contained in:
Karol Stasiak 2020-08-01 22:19:51 +02:00
parent c1224f0795
commit ea04b1f6c0
1 changed files with 24 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

26
include/init_rw_memory.mfk
View File

@ -77,13 +77,13 @@ __init_rw_memory__skip3:
#pragma zilog_syntax
noinline asm void init_rw_memory() {
ld bc,__rwdata_size
ld a,b
or c
ret z
+ memory_barrier()
ld hl,__rwdata_init_start
ld de,__rwdata_start
ld bc,__rwdata_size
ldir
+ memory_barrier()
ret
@ -93,11 +93,11 @@ noinline asm void init_rw_memory() {
#pragma zilog_syntax
noinline asm void init_rw_memory() {
ld bc,__rwdata_size
ld a,b
or c
ret z
+ memory_barrier()
ld bc,__rwdata_size
ld hl,__rwdata_init_start
ld de,__rwdata_start
__init_rw_memory__loop1:
@ -111,6 +111,28 @@ __init_rw_memory__loop1:
ret
}
#elseif ARCH_6809
noinline asm void init_rw_memory() {
// TODO: optimal register allocation
ldd __rwdata_size
beq __init_rw_memory_end
+ memory_barrier()
pshs u
ldx __rwdata_init_start
ldu __rwdata_start
__init_rw_memory__loop1:
ldb ,x
stb ,u
leax 1,x
cmpx #__rwdata_init_start+__rwdata_size
? bne __init_rw_memory__loop1
+ memory_barrier()
puls u
__init_rw_memory_end:
rts
}
#else
#error Unsupported architecture for init_rw_memory