6502/mre-mos6502
1
0
Fork 0
mirror of https://github.com/mre/mos6502.git synced 2024-09-27 03:55:26 +00:00
Code Issues Projects Releases Wiki Activity

squash me

Browse Source
This commit is contained in:
Sam M W 2023-04-23 15:58:33 +01:00
parent f0f5f9da6e
commit d70a7de49f
1 changed files with 3 additions and 3 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

6
src/cpu.rs
View File

@ -697,7 +697,7 @@ impl<M: Bus> CPU<M> {
fn add_with_carry(&mut self, value: u8) {
#[cfg(feature = "decimal_mode")]
fn decimal_adjust( result: u8) -> u8 {
fn decimal_adjust(result: u8) -> u8 {
let bcd1: u8 = if (result & 0x0f) as u8 > 0x09 {
0x06
} else {
@ -723,8 +723,8 @@ impl<M: Bus> CPU<M> {
);
#[cfg(feature = "decimal_mode")]
let result: u8 = if self.registers.status.contains(Status::PS_DECIMAL_MODE) {
decimal_adjust( a_after)
let result: u8 = if self.registers.status.contains(Status::PS_DECIMAL_MODE) {
decimal_adjust(a_after)
} else {
a_after
};