1
0
mirror of https://github.com/marqs85/ossc.git synced 2024-11-04 13:06:38 +00:00
Commit Graph

17 Commits

Author SHA1 Message Date
marqs
c8b542b917 * 480p/576p line2x
* 480i/576i passthrough
* alternating scanlines for interlaced material
2016-07-09 23:12:35 +03:00
marqs
a2e10637bd Fix random input detection issue. 2016-06-22 23:22:59 +03:00
borti4938
bab00679df add gitignore 2016-06-12 23:45:52 +03:00
marqs
6c5f753245 Misc updates
-optimizations from Borti
-more code refactoring
-fix build warnings
-change scanline mode logic
2016-06-12 23:43:24 +03:00
marqs
51c43a7c10 Fix linetriple aspect and parameters. 2016-06-08 21:16:58 +03:00
marqs
dceec5f197 Menu structure implemented. 2016-05-30 13:02:15 +03:00
marqs
74abbed1a8 Fix scanline id setting. 2016-05-28 12:17:15 +03:00
marqs
4548bf0b8c Reset sync processing when disabling output 2016-05-25 01:06:48 +03:00
marqs
9c2cdd64cf Some codebase reordering 2016-05-25 00:04:46 +03:00
borti4938
64b661c7e2 init the IT6613 only once if HDMI is initiated 2016-05-24 01:24:14 +03:00
borti4938
2de05ca742 If TX mode changed: shutdown tx, reconfigure, startup tx 2016-05-24 01:17:10 +03:00
borti4938
e8c8347496 ALC option 2016-05-24 01:11:37 +03:00
borti4938
c4bb809c3c move setting RGB gain out of tvp_set_alc(): miss leading name, gains set are not part of the Automatic Level Control (ALC) 2016-05-24 00:52:09 +03:00
marqs
119d2fee15 Misc updates and fixes
-add YPbPr input mode for AV1 and AV3
-utilize more remote control keys
-fix sync LFP load from saved setting
-add vsync threshold setting
-add option to reset settings
-refactor some code
2016-05-24 00:35:30 +03:00
marqs
c83653c880 Release 0.69
* Improved remote control handling code
* Fixed occasional mode change loop when switching to a non-interlace mode utilizing odd-field sync signal
* Fixed randomly missing blue channel at power-on when using DVI output mode
* Added H-PLL coast options
* Finer tuning range for scanline strength and mask
2016-04-15 22:05:53 +03:00
marqs
f502b2e46c Release 0.67.
- Code cleanup
- Some project files added
- PAL linetriple added
- FPGA PLL parameters optimized
- Reduced jitter on low video clock sources
2016-03-27 23:09:31 +03:00
marqs
388c464f63 Initial public release (FW 0.64) 2016-02-23 01:03:50 +02:00