1
0
mirror of https://github.com/marqs85/ossc.git synced 2024-09-24 15:57:51 +00:00
ossc/software/sys_controller_bsp/drivers/inc/pll_reconfig_regs.h
marqs 9d496383c3 optimize clock network
* replace all clock muxes with a single cycloneive_clkctrl to minimize skew
* use a single dynamically configured PLL to comply with cycloneive_clkctrl
2019-10-06 23:54:32 +03:00

Symbolic link
1 line
51 B
C

../../../../ip/pll_reconfig/inc/pll_reconfig_regs.h