mirror of
https://github.com/marqs85/ossc.git
synced 2024-11-05 19:04:52 +00:00
848 lines
39 KiB
XML
848 lines
39 KiB
XML
<?xml version="1.0" encoding="UTF-8"?>
|
|
<system name="$${FILENAME}">
|
|
<component
|
|
name="$${FILENAME}"
|
|
displayName="$${FILENAME}"
|
|
version="1.0"
|
|
description=""
|
|
tags=""
|
|
categories="System" />
|
|
<parameter name="bonusData"><![CDATA[bonusData
|
|
{
|
|
element clk_27
|
|
{
|
|
datum _sortIndex
|
|
{
|
|
value = "0";
|
|
type = "int";
|
|
}
|
|
}
|
|
element epcq_controller_0
|
|
{
|
|
datum _sortIndex
|
|
{
|
|
value = "6";
|
|
type = "int";
|
|
}
|
|
}
|
|
element epcq_controller_0.avl_csr
|
|
{
|
|
datum _lockedAddress
|
|
{
|
|
value = "1";
|
|
type = "boolean";
|
|
}
|
|
datum baseAddress
|
|
{
|
|
value = "131328";
|
|
type = "String";
|
|
}
|
|
}
|
|
element epcq_controller_0.avl_mem
|
|
{
|
|
datum _lockedAddress
|
|
{
|
|
value = "1";
|
|
type = "boolean";
|
|
}
|
|
datum baseAddress
|
|
{
|
|
value = "8388608";
|
|
type = "String";
|
|
}
|
|
}
|
|
element hw_crc32_0
|
|
{
|
|
datum _sortIndex
|
|
{
|
|
value = "7";
|
|
type = "int";
|
|
}
|
|
}
|
|
element hw_crc32_0.avalon_slave
|
|
{
|
|
datum _lockedAddress
|
|
{
|
|
value = "1";
|
|
type = "boolean";
|
|
}
|
|
datum baseAddress
|
|
{
|
|
value = "135168";
|
|
type = "String";
|
|
}
|
|
}
|
|
element i2c_opencores_0
|
|
{
|
|
datum _sortIndex
|
|
{
|
|
value = "8";
|
|
type = "int";
|
|
}
|
|
}
|
|
element i2c_opencores_0.avalon_slave_0
|
|
{
|
|
datum _lockedAddress
|
|
{
|
|
value = "1";
|
|
type = "boolean";
|
|
}
|
|
datum baseAddress
|
|
{
|
|
value = "135232";
|
|
type = "String";
|
|
}
|
|
}
|
|
element i2c_opencores_1
|
|
{
|
|
datum _sortIndex
|
|
{
|
|
value = "9";
|
|
type = "int";
|
|
}
|
|
}
|
|
element i2c_opencores_1.avalon_slave_0
|
|
{
|
|
datum _lockedAddress
|
|
{
|
|
value = "1";
|
|
type = "boolean";
|
|
}
|
|
datum baseAddress
|
|
{
|
|
value = "135200";
|
|
type = "String";
|
|
}
|
|
}
|
|
element jtag_uart_0
|
|
{
|
|
datum _sortIndex
|
|
{
|
|
value = "5";
|
|
type = "int";
|
|
}
|
|
}
|
|
element jtag_uart_0.avalon_jtag_slave
|
|
{
|
|
datum _lockedAddress
|
|
{
|
|
value = "1";
|
|
type = "boolean";
|
|
}
|
|
datum baseAddress
|
|
{
|
|
value = "131104";
|
|
type = "String";
|
|
}
|
|
}
|
|
element master_0
|
|
{
|
|
datum _sortIndex
|
|
{
|
|
value = "3";
|
|
type = "int";
|
|
}
|
|
}
|
|
element onchip_memory2_0
|
|
{
|
|
datum _sortIndex
|
|
{
|
|
value = "2";
|
|
type = "int";
|
|
}
|
|
}
|
|
element onchip_memory2_0.s1
|
|
{
|
|
datum _lockedAddress
|
|
{
|
|
value = "1";
|
|
type = "boolean";
|
|
}
|
|
datum baseAddress
|
|
{
|
|
value = "65536";
|
|
type = "String";
|
|
}
|
|
}
|
|
element onchip_memory2_0.s2
|
|
{
|
|
datum _lockedAddress
|
|
{
|
|
value = "1";
|
|
type = "boolean";
|
|
}
|
|
datum baseAddress
|
|
{
|
|
value = "65536";
|
|
type = "String";
|
|
}
|
|
}
|
|
element osd_generator_0
|
|
{
|
|
datum _sortIndex
|
|
{
|
|
value = "13";
|
|
type = "int";
|
|
}
|
|
}
|
|
element osd_generator_0.avalon_s
|
|
{
|
|
datum _lockedAddress
|
|
{
|
|
value = "1";
|
|
type = "boolean";
|
|
}
|
|
datum baseAddress
|
|
{
|
|
value = "147456";
|
|
type = "String";
|
|
}
|
|
}
|
|
element pio_0
|
|
{
|
|
datum _sortIndex
|
|
{
|
|
value = "10";
|
|
type = "int";
|
|
}
|
|
}
|
|
element pio_0.s1
|
|
{
|
|
datum _lockedAddress
|
|
{
|
|
value = "1";
|
|
type = "boolean";
|
|
}
|
|
datum baseAddress
|
|
{
|
|
value = "135392";
|
|
type = "String";
|
|
}
|
|
}
|
|
element pio_1
|
|
{
|
|
datum _sortIndex
|
|
{
|
|
value = "11";
|
|
type = "int";
|
|
}
|
|
}
|
|
element pio_1.s1
|
|
{
|
|
datum _lockedAddress
|
|
{
|
|
value = "1";
|
|
type = "boolean";
|
|
}
|
|
datum baseAddress
|
|
{
|
|
value = "135376";
|
|
type = "String";
|
|
}
|
|
}
|
|
element pll_reconfig_0
|
|
{
|
|
datum _sortIndex
|
|
{
|
|
value = "14";
|
|
type = "int";
|
|
}
|
|
}
|
|
element pll_reconfig_0.avalon_s
|
|
{
|
|
datum _lockedAddress
|
|
{
|
|
value = "1";
|
|
type = "boolean";
|
|
}
|
|
datum baseAddress
|
|
{
|
|
value = "163840";
|
|
type = "String";
|
|
}
|
|
}
|
|
element pulpino_0
|
|
{
|
|
datum _sortIndex
|
|
{
|
|
value = "1";
|
|
type = "int";
|
|
}
|
|
}
|
|
element pulpino_0.avalon_slave_debug
|
|
{
|
|
datum _lockedAddress
|
|
{
|
|
value = "1";
|
|
type = "boolean";
|
|
}
|
|
}
|
|
element sc_config_0
|
|
{
|
|
datum _sortIndex
|
|
{
|
|
value = "12";
|
|
type = "int";
|
|
}
|
|
}
|
|
element sc_config_0.avalon_s
|
|
{
|
|
datum _lockedAddress
|
|
{
|
|
value = "1";
|
|
type = "boolean";
|
|
}
|
|
datum baseAddress
|
|
{
|
|
value = "139264";
|
|
type = "String";
|
|
}
|
|
}
|
|
element timer_0
|
|
{
|
|
datum _sortIndex
|
|
{
|
|
value = "4";
|
|
type = "int";
|
|
}
|
|
}
|
|
element timer_0.s1
|
|
{
|
|
datum _lockedAddress
|
|
{
|
|
value = "1";
|
|
type = "boolean";
|
|
}
|
|
datum baseAddress
|
|
{
|
|
value = "131072";
|
|
type = "String";
|
|
}
|
|
}
|
|
}
|
|
]]></parameter>
|
|
<parameter name="clockCrossingAdapter" value="HANDSHAKE" />
|
|
<parameter name="device" value="EP4CE15E22C8" />
|
|
<parameter name="deviceFamily" value="Cyclone IV E" />
|
|
<parameter name="deviceSpeedGrade" value="8" />
|
|
<parameter name="fabricMode" value="QSYS" />
|
|
<parameter name="generateLegacySim" value="false" />
|
|
<parameter name="generationId" value="0" />
|
|
<parameter name="globalResetBus" value="false" />
|
|
<parameter name="hdlLanguage" value="VERILOG" />
|
|
<parameter name="hideFromIPCatalog" value="false" />
|
|
<parameter name="lockedInterfaceDefinition" value="" />
|
|
<parameter name="maxAdditionalLatency" value="1" />
|
|
<parameter name="projectName" value="ossc.qpf" />
|
|
<parameter name="sopcBorderPoints" value="false" />
|
|
<parameter name="systemHash" value="0" />
|
|
<parameter name="testBenchDutName" value="" />
|
|
<parameter name="timeStamp" value="0" />
|
|
<parameter name="useTestBenchNamingPattern" value="false" />
|
|
<instanceScript></instanceScript>
|
|
<interface name="clk" internal="clk_27.clk_in" type="clock" dir="end" />
|
|
<interface
|
|
name="i2c_opencores_0_export"
|
|
internal="i2c_opencores_0.export"
|
|
type="conduit"
|
|
dir="end" />
|
|
<interface
|
|
name="i2c_opencores_1_export"
|
|
internal="i2c_opencores_1.export"
|
|
type="conduit"
|
|
dir="end" />
|
|
<interface
|
|
name="master_0_master_reset"
|
|
internal="master_0.master_reset"
|
|
type="reset"
|
|
dir="start" />
|
|
<interface
|
|
name="osd_generator_0_osd_if"
|
|
internal="osd_generator_0.osd_if"
|
|
type="conduit"
|
|
dir="end" />
|
|
<interface
|
|
name="pio_0_sys_ctrl_out"
|
|
internal="pio_0.external_connection"
|
|
type="conduit"
|
|
dir="end" />
|
|
<interface
|
|
name="pio_1_controls_in"
|
|
internal="pio_1.external_connection"
|
|
type="conduit"
|
|
dir="end" />
|
|
<interface
|
|
name="pll_reconfig_0_pll_reconfig_if"
|
|
internal="pll_reconfig_0.pll_reconfig_if"
|
|
type="conduit"
|
|
dir="end" />
|
|
<interface
|
|
name="pulpino_0_config"
|
|
internal="pulpino_0.config"
|
|
type="conduit"
|
|
dir="end" />
|
|
<interface name="reset" internal="clk_27.clk_in_reset" type="reset" dir="end" />
|
|
<interface
|
|
name="sc_config_0_sc_if"
|
|
internal="sc_config_0.sc_if"
|
|
type="conduit"
|
|
dir="end" />
|
|
<module name="clk_27" kind="clock_source" version="19.1" enabled="1">
|
|
<parameter name="clockFrequency" value="27000000" />
|
|
<parameter name="clockFrequencyKnown" value="true" />
|
|
<parameter name="inputClockFrequency" value="0" />
|
|
<parameter name="resetSynchronousEdges" value="NONE" />
|
|
</module>
|
|
<module
|
|
name="epcq_controller_0"
|
|
kind="altera_epcq_controller_mod"
|
|
version="19.1"
|
|
enabled="1">
|
|
<parameter name="CHIP_SELS" value="1" />
|
|
<parameter name="DDASI" value="0" />
|
|
<parameter name="DEVICE_FAMILY" value="Cyclone IV E" />
|
|
<parameter name="FLASH_TYPE" value="EPCS16" />
|
|
<parameter name="IO_MODE" value="STANDARD" />
|
|
<parameter name="clkFreq" value="27000000" />
|
|
<parameter name="deviceFeaturesSystemInfo">ADDRESS_STALL 1 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 ANY_QFP 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 0 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 1 EMUL 1 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 1 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 0 FPP_COMPLETELY_PLACES_AND_ROUTES_PERIPHERY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 0 HARDCOPY 0 HAS_18_BIT_MULTS 0 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 0 HAS_ADVANCED_IO_INVERTED_CORNER 0 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 0 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 0 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 1 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 1 HAS_BSDL_FILE_GENERATION 1 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 0 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 0 HAS_DDB_FDI_SUPPORT 0 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 1 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 1 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 0 HAS_ERROR_DETECTION_SUPPORT 0 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 1 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 0 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 0 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 1 HAS_HSSI_POWER_CALCULATOR 0 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_IDB_SUPPORT 1 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 0 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NADDER_STYLE_CLOCKING 0 HAS_NADDER_STYLE_FF 0 HAS_NADDER_STYLE_LCELL_COMB 0 HAS_NEW_CDB_NAME_FOR_M20K_SCLR 0 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 1 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 0 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PDN_MODEL_STATUS 0 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 0 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 1 HAS_POWER_BINNING_LIMITS_DATA 0 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 0 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 0 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 0 HAS_RAPID_RECOMPILE_SUPPORT 0 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 1 HAS_SYNTHESIS_ON_ATOMS 0 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 1 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 0 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 1 HAS_VCCPD_POWER_RAIL 0 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 0 HAS_XIBISO_WRITER_SUPPORT 1 IFP_USE_LEGACY_IO_CHECKER 0 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 1 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_BARE_DIE 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_JW_NEW_BINNING_PLAN 0 IS_LOW_POWER_PART 0 IS_REVE_SILICON 0 IS_SDM_ONLY_PACKAGE 0 IS_SMI_PART 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LVDS_IO 1 M10K_MEMORY 0 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 1 MLAB_MEMORY 0 MRAM_MEMORY 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PIN_OUT 0 NO_POF 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 1 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RESTRICT_PARTIAL_RECONFIG 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_1P0V_IOSTD 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 0 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 0 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_LICENSE_FREE_PARTIAL_RECONFIG 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 0 SUPPORTS_NEW_BINNING_PLAN 0 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 SUPPORT_HIGH_SPEED_HPS 0 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 0 TRANSCEIVER_6G_BLOCK 0 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_SECOND_GENERATION_PART_INFO 0 USES_SECOND_GENERATION_POWER_ANALYZER 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 0 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 1 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1</parameter>
|
|
</module>
|
|
<module name="hw_crc32_0" kind="hw_crc32" version="1.0" enabled="1" />
|
|
<module
|
|
name="i2c_opencores_0"
|
|
kind="i2c_opencores"
|
|
version="17.1"
|
|
enabled="1">
|
|
<parameter name="dedicated_spi" value="0" />
|
|
</module>
|
|
<module
|
|
name="i2c_opencores_1"
|
|
kind="i2c_opencores"
|
|
version="17.1"
|
|
enabled="1">
|
|
<parameter name="dedicated_spi" value="1" />
|
|
</module>
|
|
<module
|
|
name="jtag_uart_0"
|
|
kind="altera_avalon_jtag_uart"
|
|
version="19.1"
|
|
enabled="1">
|
|
<parameter name="allowMultipleConnections" value="false" />
|
|
<parameter name="avalonSpec" value="2.0" />
|
|
<parameter name="clkFreq" value="27000000" />
|
|
<parameter name="hubInstanceID" value="0" />
|
|
<parameter name="readBufferDepth" value="16" />
|
|
<parameter name="readIRQThreshold" value="8" />
|
|
<parameter name="simInputCharacterStream" value="" />
|
|
<parameter name="simInteractiveOptions">NO_INTERACTIVE_WINDOWS</parameter>
|
|
<parameter name="useRegistersForReadBuffer" value="true" />
|
|
<parameter name="useRegistersForWriteBuffer" value="true" />
|
|
<parameter name="useRelativePathForSimFile" value="false" />
|
|
<parameter name="writeBufferDepth" value="16" />
|
|
<parameter name="writeIRQThreshold" value="8" />
|
|
</module>
|
|
<module
|
|
name="master_0"
|
|
kind="altera_jtag_avalon_master_mod"
|
|
version="19.1"
|
|
enabled="1">
|
|
<parameter name="AUTO_DEVICE" value="EP4CE15E22C8" />
|
|
<parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV E" />
|
|
<parameter name="AUTO_DEVICE_SPEEDGRADE" value="8" />
|
|
<parameter name="COMPONENT_CLOCK" value="0" />
|
|
<parameter name="FAST_VER" value="0" />
|
|
<parameter name="FIFO_DEPTHS" value="2" />
|
|
<parameter name="PLI_PORT" value="50000" />
|
|
<parameter name="USE_MEMORY_BLOCKS" value="0" />
|
|
<parameter name="USE_PLI" value="0" />
|
|
</module>
|
|
<module
|
|
name="onchip_memory2_0"
|
|
kind="altera_avalon_onchip_memory2"
|
|
version="19.1"
|
|
enabled="1">
|
|
<parameter name="allowInSystemMemoryContentEditor" value="false" />
|
|
<parameter name="autoInitializationFileName">$${FILENAME}_onchip_memory2_0</parameter>
|
|
<parameter name="blockType" value="AUTO" />
|
|
<parameter name="copyInitFile" value="false" />
|
|
<parameter name="dataWidth" value="32" />
|
|
<parameter name="dataWidth2" value="32" />
|
|
<parameter name="deviceFamily" value="Cyclone IV E" />
|
|
<parameter name="deviceFeatures">ADDRESS_STALL 1 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 ANY_QFP 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 0 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 1 EMUL 1 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 1 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 0 FPP_COMPLETELY_PLACES_AND_ROUTES_PERIPHERY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 0 HARDCOPY 0 HAS_18_BIT_MULTS 0 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 0 HAS_ADVANCED_IO_INVERTED_CORNER 0 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 0 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 0 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 1 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 1 HAS_BSDL_FILE_GENERATION 1 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 0 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 0 HAS_DDB_FDI_SUPPORT 0 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 1 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 1 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 0 HAS_ERROR_DETECTION_SUPPORT 0 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 1 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 0 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 0 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 1 HAS_HSSI_POWER_CALCULATOR 0 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_IDB_SUPPORT 1 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 0 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NADDER_STYLE_CLOCKING 0 HAS_NADDER_STYLE_FF 0 HAS_NADDER_STYLE_LCELL_COMB 0 HAS_NEW_CDB_NAME_FOR_M20K_SCLR 0 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 1 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 0 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PDN_MODEL_STATUS 0 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 0 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 1 HAS_POWER_BINNING_LIMITS_DATA 0 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 0 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 0 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 0 HAS_RAPID_RECOMPILE_SUPPORT 0 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 1 HAS_SYNTHESIS_ON_ATOMS 0 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 1 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 0 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 1 HAS_VCCPD_POWER_RAIL 0 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 0 HAS_XIBISO_WRITER_SUPPORT 1 IFP_USE_LEGACY_IO_CHECKER 0 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 1 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_BARE_DIE 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_JW_NEW_BINNING_PLAN 0 IS_LOW_POWER_PART 0 IS_REVE_SILICON 0 IS_SDM_ONLY_PACKAGE 0 IS_SMI_PART 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LVDS_IO 1 M10K_MEMORY 0 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 1 MLAB_MEMORY 0 MRAM_MEMORY 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PIN_OUT 0 NO_POF 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 1 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RESTRICT_PARTIAL_RECONFIG 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_1P0V_IOSTD 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 0 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 0 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_LICENSE_FREE_PARTIAL_RECONFIG 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 0 SUPPORTS_NEW_BINNING_PLAN 0 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 SUPPORT_HIGH_SPEED_HPS 0 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 0 TRANSCEIVER_6G_BLOCK 0 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_SECOND_GENERATION_PART_INFO 0 USES_SECOND_GENERATION_POWER_ANALYZER 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 0 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 1 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1</parameter>
|
|
<parameter name="dualPort" value="true" />
|
|
<parameter name="ecc_enabled" value="false" />
|
|
<parameter name="enPRInitMode" value="false" />
|
|
<parameter name="enableDiffWidth" value="false" />
|
|
<parameter name="initMemContent" value="true" />
|
|
<parameter name="initializationFileName" value="onchip_mem.hex" />
|
|
<parameter name="instanceID" value="NONE" />
|
|
<parameter name="memorySize" value="40960" />
|
|
<parameter name="readDuringWriteMode" value="DONT_CARE" />
|
|
<parameter name="resetrequest_enabled" value="true" />
|
|
<parameter name="simAllowMRAMContentsFile" value="false" />
|
|
<parameter name="simMemInitOnlyFilename" value="0" />
|
|
<parameter name="singleClockOperation" value="true" />
|
|
<parameter name="slave1Latency" value="1" />
|
|
<parameter name="slave2Latency" value="1" />
|
|
<parameter name="useNonDefaultInitFile" value="false" />
|
|
<parameter name="useShallowMemBlocks" value="false" />
|
|
<parameter name="writable" value="true" />
|
|
</module>
|
|
<module name="osd_generator_0" kind="osd_generator" version="1.0" enabled="1" />
|
|
<module name="pio_0" kind="altera_avalon_pio" version="19.1" enabled="1">
|
|
<parameter name="bitClearingEdgeCapReg" value="false" />
|
|
<parameter name="bitModifyingOutReg" value="false" />
|
|
<parameter name="captureEdge" value="false" />
|
|
<parameter name="clockRate" value="27000000" />
|
|
<parameter name="direction" value="Output" />
|
|
<parameter name="edgeType" value="RISING" />
|
|
<parameter name="generateIRQ" value="false" />
|
|
<parameter name="irqType" value="LEVEL" />
|
|
<parameter name="resetValue" value="0" />
|
|
<parameter name="simDoTestBenchWiring" value="false" />
|
|
<parameter name="simDrivenValue" value="0" />
|
|
<parameter name="width" value="16" />
|
|
</module>
|
|
<module name="pio_1" kind="altera_avalon_pio" version="19.1" enabled="1">
|
|
<parameter name="bitClearingEdgeCapReg" value="false" />
|
|
<parameter name="bitModifyingOutReg" value="false" />
|
|
<parameter name="captureEdge" value="false" />
|
|
<parameter name="clockRate" value="27000000" />
|
|
<parameter name="direction" value="Input" />
|
|
<parameter name="edgeType" value="RISING" />
|
|
<parameter name="generateIRQ" value="false" />
|
|
<parameter name="irqType" value="LEVEL" />
|
|
<parameter name="resetValue" value="0" />
|
|
<parameter name="simDoTestBenchWiring" value="false" />
|
|
<parameter name="simDrivenValue" value="0" />
|
|
<parameter name="width" value="32" />
|
|
</module>
|
|
<module name="pll_reconfig_0" kind="pll_reconfig" version="1.0" enabled="1" />
|
|
<module name="pulpino_0" kind="pulpino" version="1.0" enabled="1">
|
|
<parameter name="AUTO_INTERRUPT_RECEIVER_INTERRUPTS_USED" value="31" />
|
|
<parameter name="AXI_ADDR_WIDTH" value="32" />
|
|
<parameter name="AXI_DATA_WIDTH" value="32" />
|
|
<parameter name="AXI_ID_MASTER_WIDTH" value="10" />
|
|
<parameter name="AXI_ID_SLAVE_WIDTH" value="10" />
|
|
<parameter name="AXI_USER_WIDTH" value="0" />
|
|
<parameter name="RISCY_RV32F" value="false" />
|
|
<parameter name="USE_ZERO_RISCY" value="true" />
|
|
<parameter name="ZERO_RV32E" value="true" />
|
|
<parameter name="ZERO_RV32M" value="true" />
|
|
</module>
|
|
<module name="sc_config_0" kind="sc_config" version="1.0" enabled="1" />
|
|
<module name="timer_0" kind="altera_avalon_timer" version="19.1" enabled="1">
|
|
<parameter name="alwaysRun" value="false" />
|
|
<parameter name="counterSize" value="32" />
|
|
<parameter name="fixedPeriod" value="false" />
|
|
<parameter name="period" value="1" />
|
|
<parameter name="periodUnits" value="USEC" />
|
|
<parameter name="resetOutput" value="false" />
|
|
<parameter name="snapshot" value="true" />
|
|
<parameter name="systemFrequency" value="27000000" />
|
|
<parameter name="timeoutPulseOutput" value="false" />
|
|
<parameter name="watchdogPulse" value="2" />
|
|
</module>
|
|
<connection
|
|
kind="avalon"
|
|
version="19.1"
|
|
start="pulpino_0.avalon_master_instr"
|
|
end="onchip_memory2_0.s1">
|
|
<parameter name="arbitrationPriority" value="1" />
|
|
<parameter name="baseAddress" value="0x00010000" />
|
|
<parameter name="defaultConnection" value="false" />
|
|
</connection>
|
|
<connection
|
|
kind="avalon"
|
|
version="19.1"
|
|
start="pulpino_0.avalon_master_lsu"
|
|
end="jtag_uart_0.avalon_jtag_slave">
|
|
<parameter name="arbitrationPriority" value="1" />
|
|
<parameter name="baseAddress" value="0x00020020" />
|
|
<parameter name="defaultConnection" value="false" />
|
|
</connection>
|
|
<connection
|
|
kind="avalon"
|
|
version="19.1"
|
|
start="pulpino_0.avalon_master_lsu"
|
|
end="sc_config_0.avalon_s">
|
|
<parameter name="arbitrationPriority" value="1" />
|
|
<parameter name="baseAddress" value="0x00022000" />
|
|
<parameter name="defaultConnection" value="false" />
|
|
</connection>
|
|
<connection
|
|
kind="avalon"
|
|
version="19.1"
|
|
start="pulpino_0.avalon_master_lsu"
|
|
end="osd_generator_0.avalon_s">
|
|
<parameter name="arbitrationPriority" value="1" />
|
|
<parameter name="baseAddress" value="0x00024000" />
|
|
<parameter name="defaultConnection" value="false" />
|
|
</connection>
|
|
<connection
|
|
kind="avalon"
|
|
version="19.1"
|
|
start="pulpino_0.avalon_master_lsu"
|
|
end="pll_reconfig_0.avalon_s">
|
|
<parameter name="arbitrationPriority" value="1" />
|
|
<parameter name="baseAddress" value="0x00028000" />
|
|
<parameter name="defaultConnection" value="false" />
|
|
</connection>
|
|
<connection
|
|
kind="avalon"
|
|
version="19.1"
|
|
start="pulpino_0.avalon_master_lsu"
|
|
end="hw_crc32_0.avalon_slave">
|
|
<parameter name="arbitrationPriority" value="1" />
|
|
<parameter name="baseAddress" value="0x00021000" />
|
|
<parameter name="defaultConnection" value="false" />
|
|
</connection>
|
|
<connection
|
|
kind="avalon"
|
|
version="19.1"
|
|
start="pulpino_0.avalon_master_lsu"
|
|
end="i2c_opencores_0.avalon_slave_0">
|
|
<parameter name="arbitrationPriority" value="1" />
|
|
<parameter name="baseAddress" value="0x00021040" />
|
|
<parameter name="defaultConnection" value="false" />
|
|
</connection>
|
|
<connection
|
|
kind="avalon"
|
|
version="19.1"
|
|
start="pulpino_0.avalon_master_lsu"
|
|
end="i2c_opencores_1.avalon_slave_0">
|
|
<parameter name="arbitrationPriority" value="1" />
|
|
<parameter name="baseAddress" value="0x00021020" />
|
|
<parameter name="defaultConnection" value="false" />
|
|
</connection>
|
|
<connection
|
|
kind="avalon"
|
|
version="19.1"
|
|
start="pulpino_0.avalon_master_lsu"
|
|
end="epcq_controller_0.avl_csr">
|
|
<parameter name="arbitrationPriority" value="1" />
|
|
<parameter name="baseAddress" value="0x00020100" />
|
|
<parameter name="defaultConnection" value="false" />
|
|
</connection>
|
|
<connection
|
|
kind="avalon"
|
|
version="19.1"
|
|
start="pulpino_0.avalon_master_lsu"
|
|
end="epcq_controller_0.avl_mem">
|
|
<parameter name="arbitrationPriority" value="1" />
|
|
<parameter name="baseAddress" value="0x00800000" />
|
|
<parameter name="defaultConnection" value="false" />
|
|
</connection>
|
|
<connection
|
|
kind="avalon"
|
|
version="19.1"
|
|
start="pulpino_0.avalon_master_lsu"
|
|
end="timer_0.s1">
|
|
<parameter name="arbitrationPriority" value="1" />
|
|
<parameter name="baseAddress" value="0x00020000" />
|
|
<parameter name="defaultConnection" value="false" />
|
|
</connection>
|
|
<connection
|
|
kind="avalon"
|
|
version="19.1"
|
|
start="pulpino_0.avalon_master_lsu"
|
|
end="pio_0.s1">
|
|
<parameter name="arbitrationPriority" value="1" />
|
|
<parameter name="baseAddress" value="0x000210e0" />
|
|
<parameter name="defaultConnection" value="false" />
|
|
</connection>
|
|
<connection
|
|
kind="avalon"
|
|
version="19.1"
|
|
start="pulpino_0.avalon_master_lsu"
|
|
end="pio_1.s1">
|
|
<parameter name="arbitrationPriority" value="1" />
|
|
<parameter name="baseAddress" value="0x000210d0" />
|
|
<parameter name="defaultConnection" value="false" />
|
|
</connection>
|
|
<connection
|
|
kind="avalon"
|
|
version="19.1"
|
|
start="pulpino_0.avalon_master_lsu"
|
|
end="onchip_memory2_0.s2">
|
|
<parameter name="arbitrationPriority" value="1" />
|
|
<parameter name="baseAddress" value="0x00010000" />
|
|
<parameter name="defaultConnection" value="false" />
|
|
</connection>
|
|
<connection
|
|
kind="avalon"
|
|
version="19.1"
|
|
start="master_0.master"
|
|
end="pulpino_0.avalon_slave_debug">
|
|
<parameter name="arbitrationPriority" value="1" />
|
|
<parameter name="baseAddress" value="0x0000" />
|
|
<parameter name="defaultConnection" value="false" />
|
|
</connection>
|
|
<connection
|
|
kind="avalon"
|
|
version="19.1"
|
|
start="master_0.master"
|
|
end="onchip_memory2_0.s2">
|
|
<parameter name="arbitrationPriority" value="1" />
|
|
<parameter name="baseAddress" value="0x00010000" />
|
|
<parameter name="defaultConnection" value="false" />
|
|
</connection>
|
|
<connection kind="clock" version="19.1" start="clk_27.clk" end="jtag_uart_0.clk" />
|
|
<connection kind="clock" version="19.1" start="clk_27.clk" end="pio_0.clk" />
|
|
<connection kind="clock" version="19.1" start="clk_27.clk" end="pio_1.clk" />
|
|
<connection kind="clock" version="19.1" start="clk_27.clk" end="timer_0.clk" />
|
|
<connection kind="clock" version="19.1" start="clk_27.clk" end="master_0.clk" />
|
|
<connection
|
|
kind="clock"
|
|
version="19.1"
|
|
start="clk_27.clk"
|
|
end="onchip_memory2_0.clk1" />
|
|
<connection
|
|
kind="clock"
|
|
version="19.1"
|
|
start="clk_27.clk"
|
|
end="pulpino_0.clk_sink" />
|
|
<connection
|
|
kind="clock"
|
|
version="19.1"
|
|
start="clk_27.clk"
|
|
end="hw_crc32_0.clk_sink" />
|
|
<connection
|
|
kind="clock"
|
|
version="19.1"
|
|
start="clk_27.clk"
|
|
end="i2c_opencores_0.clock" />
|
|
<connection
|
|
kind="clock"
|
|
version="19.1"
|
|
start="clk_27.clk"
|
|
end="i2c_opencores_1.clock" />
|
|
<connection
|
|
kind="clock"
|
|
version="19.1"
|
|
start="clk_27.clk"
|
|
end="epcq_controller_0.clock_sink" />
|
|
<connection
|
|
kind="clock"
|
|
version="19.1"
|
|
start="clk_27.clk"
|
|
end="sc_config_0.clock_sink" />
|
|
<connection
|
|
kind="clock"
|
|
version="19.1"
|
|
start="clk_27.clk"
|
|
end="osd_generator_0.clock_sink" />
|
|
<connection
|
|
kind="clock"
|
|
version="19.1"
|
|
start="clk_27.clk"
|
|
end="pll_reconfig_0.clock_sink" />
|
|
<connection
|
|
kind="interrupt"
|
|
version="19.1"
|
|
start="pulpino_0.interrupt_receiver"
|
|
end="epcq_controller_0.interrupt_sender">
|
|
<parameter name="irqNumber" value="2" />
|
|
</connection>
|
|
<connection
|
|
kind="interrupt"
|
|
version="19.1"
|
|
start="pulpino_0.interrupt_receiver"
|
|
end="i2c_opencores_0.interrupt_sender">
|
|
<parameter name="irqNumber" value="3" />
|
|
</connection>
|
|
<connection
|
|
kind="interrupt"
|
|
version="19.1"
|
|
start="pulpino_0.interrupt_receiver"
|
|
end="i2c_opencores_1.interrupt_sender">
|
|
<parameter name="irqNumber" value="4" />
|
|
</connection>
|
|
<connection
|
|
kind="interrupt"
|
|
version="19.1"
|
|
start="pulpino_0.interrupt_receiver"
|
|
end="timer_0.irq">
|
|
<parameter name="irqNumber" value="0" />
|
|
</connection>
|
|
<connection
|
|
kind="interrupt"
|
|
version="19.1"
|
|
start="pulpino_0.interrupt_receiver"
|
|
end="jtag_uart_0.irq">
|
|
<parameter name="irqNumber" value="1" />
|
|
</connection>
|
|
<connection
|
|
kind="reset"
|
|
version="19.1"
|
|
start="clk_27.clk_reset"
|
|
end="master_0.clk_reset" />
|
|
<connection
|
|
kind="reset"
|
|
version="19.1"
|
|
start="clk_27.clk_reset"
|
|
end="i2c_opencores_0.clock_reset" />
|
|
<connection
|
|
kind="reset"
|
|
version="19.1"
|
|
start="clk_27.clk_reset"
|
|
end="i2c_opencores_1.clock_reset" />
|
|
<connection
|
|
kind="reset"
|
|
version="19.1"
|
|
start="clk_27.clk_reset"
|
|
end="jtag_uart_0.reset" />
|
|
<connection
|
|
kind="reset"
|
|
version="19.1"
|
|
start="clk_27.clk_reset"
|
|
end="pio_0.reset" />
|
|
<connection
|
|
kind="reset"
|
|
version="19.1"
|
|
start="clk_27.clk_reset"
|
|
end="pio_1.reset" />
|
|
<connection
|
|
kind="reset"
|
|
version="19.1"
|
|
start="clk_27.clk_reset"
|
|
end="epcq_controller_0.reset" />
|
|
<connection
|
|
kind="reset"
|
|
version="19.1"
|
|
start="clk_27.clk_reset"
|
|
end="timer_0.reset" />
|
|
<connection
|
|
kind="reset"
|
|
version="19.1"
|
|
start="clk_27.clk_reset"
|
|
end="onchip_memory2_0.reset1" />
|
|
<connection
|
|
kind="reset"
|
|
version="19.1"
|
|
start="clk_27.clk_reset"
|
|
end="pulpino_0.reset_sink" />
|
|
<connection
|
|
kind="reset"
|
|
version="19.1"
|
|
start="clk_27.clk_reset"
|
|
end="hw_crc32_0.reset_sink" />
|
|
<connection
|
|
kind="reset"
|
|
version="19.1"
|
|
start="clk_27.clk_reset"
|
|
end="sc_config_0.reset_sink" />
|
|
<connection
|
|
kind="reset"
|
|
version="19.1"
|
|
start="clk_27.clk_reset"
|
|
end="osd_generator_0.reset_sink" />
|
|
<connection
|
|
kind="reset"
|
|
version="19.1"
|
|
start="clk_27.clk_reset"
|
|
end="pll_reconfig_0.reset_sink" />
|
|
<interconnectRequirement for="$system" name="qsys_mm.clockCrossingAdapter" value="HANDSHAKE" />
|
|
<interconnectRequirement for="$system" name="qsys_mm.insertDefaultSlave" value="false" />
|
|
<interconnectRequirement for="$system" name="qsys_mm.maxAdditionalLatency" value="1" />
|
|
</system>
|