6502/py65
1
0
Fork 0
mirror of https://github.com/mnaberez/py65.git synced 2025-01-07 20:31:47 +00:00
Code Issues Projects Releases Wiki Activity

Note 65Org16 simulation module

Browse Source
This commit is contained in:
Mike Naberezny 2012-01-01 15:22:19 -08:00
parent a991a7862c
commit 96bbe8b7e8
2 changed files with 38 additions and 31 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

1
CHANGES.txt
View File

@ -1,5 +1,6 @@
0.11-dev *Next release*
- Added a new 65Org16 MPU simulation written by Ed Spittles.
0.10 (2011-08-27)

10
README.markdown
View File

@ -42,6 +42,12 @@ The following devices are simulated at this time:
than others. This simulation is based on the W65C02S from the Western
Design Center (WDC).
- `mpu65Org16` simulates the 65Org16, a 6502-like microprocessor with a 16-bit
data bus and 32-bit address bus. This microprocessor is a project of the
[6502.org community](http://forum.6502.org/viewtopic.php?t=1824) and a
[Verilog core](https://github.com/BigEd/verilog-6502/wiki) for it has been
implemented.
## Monitor
Py65 includes a console-based machine language monitor (sometimes also called
@ -71,5 +77,5 @@ These people are responsible for Py65:
- [Oscar Lindberg](http://github.com/offe) started the 65C02 simulation
module and contributed greatly to its implementation.
- [Ed Spittles](http://github.com/biged) helped with testing and provided
many useful issue reports and patches.
- [Ed Spittles](http://github.com/biged) wrote the 65Org16 simulation module
and provided many useful issue reports and patches.