Radosław Kujawa
|
1ec075518c
|
Split assembler-related things into separate file.
|
2018-04-27 14:07:42 +02:00 |
|
Radosław Kujawa
|
b7986df553
|
Split address calculation into separate function.
This removes some code duplication for instruction_data_read/write
functions. Also this way implementing watchpoints will be far easier.
|
2018-04-27 10:34:48 +02:00 |
|
Radosław Kujawa
|
5fddf2c5dc
|
More refactoring and improvements to logging!
|
2018-03-23 13:37:07 +01:00 |
|
Radosław Kujawa
|
8f4900a877
|
Add simplified assemble_single_implied for implied addressing mode.
|
2017-02-12 21:54:07 +01:00 |
|
Radosław Kujawa
|
0fc79103f8
|
Well, once again...
|
2017-02-12 21:51:20 +01:00 |
|
Radosław Kujawa
|
1995569ec1
|
Fix prototypes for assembler functions.
|
2017-02-12 21:50:16 +01:00 |
|
Radosław Kujawa
|
0bd7b85dea
|
Implement simpler to use assembly mode, straight to bus.
While here refactor existing assembly functions.
|
2017-02-12 16:47:06 +01:00 |
|
Radosław Kujawa
|
9eff6d535b
|
Add functions to assemble mnemonics into machine code (into buffer).
|
2017-02-02 14:45:06 +01:00 |
|
Radosław Kujawa
|
79b5a01d10
|
Add forgotten prototype of program_counter_branch().
|
2017-01-29 13:57:20 +01:00 |
|
Radosław Kujawa
|
2430cfd722
|
Branch and jump instrucitons need special PC treatment.
|
2017-01-27 20:43:08 +01:00 |
|
Radosław Kujawa
|
9c88afae2a
|
BBRx and BBSx instructions have zero page relative addressing.
Add zero page relative as a separate addressing type and adjust
opcode definitions for these two type of opcodes.
|
2017-01-23 12:17:06 +01:00 |
|
Radosław Kujawa
|
e763ca0d3a
|
Avoid getting instruction definition again when emulating.
While here try to make program counter incrementation more universal
and flexible.
|
2017-01-22 11:07:19 +01:00 |
|
Radosław Kujawa
|
86c9c6414c
|
Add function to write data onto bus according to choosen addressing mode.
|
2017-01-21 21:43:31 +01:00 |
|
Radosław Kujawa
|
86e00e651d
|
Make this actually compile.
|
2017-01-20 22:38:46 +01:00 |
|
Radosław Kujawa
|
3bcc7bb096
|
Introduce instruction-independent status adjustment functions.
For now only for negative and zero. Also use them in LDA emulation.
|
2017-01-20 10:25:19 +01:00 |
|
Radosław Kujawa
|
49b70f0e1f
|
Make instruction data read more flexible and split from emulation of particular instruction.
|
2017-01-19 10:59:35 +01:00 |
|
Radosław Kujawa
|
52ce9bff8c
|
Preliminary support for emulation of instructions.
Some refactoring while here.
|
2017-01-18 17:18:19 +01:00 |
|
Radosław Kujawa
|
f106e227cd
|
Prepare structures for adding emulation of instructions.
|
2017-01-18 15:45:28 +01:00 |
|
Radosław Kujawa
|
bd0eeea144
|
Adjust build process and instruction-related funcs.
Due to new dynamically build 65c02isa.h header.
|
2017-01-18 12:09:14 +01:00 |
|
Radosław Kujawa
|
e36a9c34fb
|
Add accumulator addressing mode handling.
|
2017-01-18 11:12:37 +01:00 |
|
Radosław Kujawa
|
23802b176f
|
Instruction set definition is now private to 65c02isa.c, has API.
Minor refactoring while here, splitting stuff.
|
2017-01-17 14:29:20 +01:00 |
|