mirror of
https://github.com/sethm/symon.git
synced 2024-09-19 00:55:52 +00:00
795ccfde5d
Bug Fixes: - Fixed several bugs in the CPU that caused processor status flags to be set incorrectly. Instructions affected were: STA, STX, STY, CMP, CPX, CPY, BIT. - Made some internal-use-only methods on the CPU class private. - Fixed incorrect disassembly of (Indirect,X) and (Indirect),Y instructions. Although this didn't affect behavior, it certainly caused me some confusion in debugging. - Added missing "BCS" instruction to instruction table. Enhancements: - Now includes a full version of Lee Davison's Enhanced 6502 BASIC bundled as source code and a ROM image. Get that REAL COMPUTER EXPERIENCE!(tm) - If a file named "rom.bin" exists in the same directory where the simulator is executed, it will be loaded at addresses $d000-$ffff. - Gave the CPU an idle loop to make simulated timing a little more realistic (but this is still an area needing major improvement) - Changed the CPU's toString() method to give better debugging output. - Added a small typeahead buffer to the Console. - Better exception messaging. Misc: - Bumped version to 0.5, updated README.
19 lines
386 B
Plaintext
19 lines
386 B
Plaintext
MEMORY {
|
|
RAM1: start = $0000, size = $C000;
|
|
ROM1: start = $D000, size = $2F00, fill = yes;
|
|
MONITOR: start = $FF00, size = $FA, fill = yes;
|
|
ROMV: start = $FFFA, size = $6, file = %O, fill = yes;
|
|
}
|
|
|
|
SEGMENTS {
|
|
CODE: load = ROM1, type = ro;
|
|
DATA: load = ROM1, type = ro;
|
|
MONITOR: load = MONITOR, type = ro;
|
|
VECTORS: load = ROMV, type = ro;
|
|
}
|
|
|
|
SYMBOLS {
|
|
__STACKSIZE__ = $0300;
|
|
}
|
|
|