6502/visual6502
1
0
Fork 0
mirror of https://github.com/trebonian/visual6502.git synced 2025-01-14 11:29:48 +00:00
Code Issues Projects Releases Wiki Activity

Clarified causation statement about T0 T+ time code in 6502 time codes documentation

Browse Source
This commit is contained in:
mmfoerster 2017-09-19 23:56:43 -04:00
parent 587fa47d8a
commit d39bab7302
1 changed files with 3 additions and 3 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

6
6502timecodes.txt
View File

@ -120,7 +120,7 @@ The time code:
T0 T+ .. .. .. .. [..] T0 T+ .. .. .. .. [..]
arises when RES is down when a T0 F1 clock state is clocked in. This can be arises when RES is down when a T0 phase 1 clock state is clocked in. This can
either the T0 that is usually scheduled for an instruction's last cycle, or be either the T0 that is usually scheduled for an instruction's last cycle, or
the T0 caused by instruction abort. the T0 caused by instruction abort (later caused by the RES).