mirror of
https://github.com/nippur72/Apple1_MiST.git
synced 2024-06-09 15:29:30 +00:00
35 lines
832 B
Verilog
35 lines
832 B
Verilog
// Apple-1 Audio cassette interface (ACI)
|
|
|
|
// A good explanation of ACI can be found at:
|
|
// https://www.sbprojects.net/projects/apple1/aci.php
|
|
|
|
module ACI (
|
|
input clk, // clock signal
|
|
input cpu_clken, // CPU clock enable
|
|
|
|
input [15:0] addr, // address bus
|
|
output reg [7:0] dout, // 8-bit data bus (output)
|
|
|
|
output reg tape_out, // tape output
|
|
input tape_in // tape input
|
|
);
|
|
|
|
reg [7:0] rom_data[0:255];
|
|
|
|
initial
|
|
$readmemh("roms/aci.hex", rom_data, 0, 255);
|
|
|
|
wire io_range = addr >= 16'hC000 && addr <= 16'hC0FF;
|
|
|
|
wire [7:0] read_addr = io_range ? { addr[7:1], addr[0] & tape_in } : addr[7:0];
|
|
|
|
always @(posedge clk) begin
|
|
|
|
if(cpu_clken & io_range)
|
|
tape_out <= ~tape_out;
|
|
|
|
dout <= rom_data[read_addr];
|
|
end
|
|
|
|
endmodule
|
|
|