RC6502-Apple-1-Replica/RC6502 Apple 1 SBC/RC6502 Apple 1 SBC.pro

73 lines
1.5 KiB
Prolog
Raw Normal View History

2020-01-21 22:01:32 +00:00
update=21/01/2020 23:00:44
2017-06-15 11:38:20 +00:00
version=1
last_client=kicad
[pcbnew]
version=1
LastNetListRead=
UseCmpFile=1
PadDrill=0.600000000000
PadDrillOvalY=0.600000000000
PadSizeH=1.500000000000
PadSizeV=1.500000000000
PcbTextSizeV=1.500000000000
PcbTextSizeH=1.500000000000
PcbTextThickness=0.300000000000
ModuleTextSizeV=1.000000000000
ModuleTextSizeH=1.000000000000
ModuleTextSizeThickness=0.150000000000
SolderMaskClearance=0.000000000000
SolderMaskMinWidth=0.000000000000
DrawSegmentWidth=0.200000000000
BoardOutlineThickness=0.100000000000
ModuleOutlineThickness=0.150000000000
[cvpcb]
version=1
NetIExt=net
[eeschema]
version=1
LibDir=
[eeschema/libraries]
LibName1=power
LibName2=device
LibName3=transistors
LibName4=conn
LibName5=linear
LibName6=regul
LibName7=74xx
LibName8=cmos4000
LibName9=adc-dac
LibName10=memory
LibName11=xilinx
LibName12=microcontrollers
LibName13=dsp
LibName14=microchip
LibName15=analog_switches
LibName16=motorola
LibName17=texas
LibName18=intel
LibName19=audio
LibName20=interface
LibName21=digital-audio
LibName22=philips
LibName23=display
LibName24=cypress
LibName25=siliconi
LibName26=opto
LibName27=atmel
LibName28=contrib
LibName29=valves
LibName30=65xx
2018-12-02 19:17:55 +00:00
LibName31=D:/ownCloud/Documents/Projects/RC6502/Templates/rc6502_backplane
2019-06-23 18:08:42 +00:00
[general]
version=1
2019-01-02 14:30:34 +00:00
[schematic_editor]
version=1
PageLayoutDescrFile=
PlotDirectoryName=export/
SubpartIdSeparator=0
SubpartFirstId=65
2020-01-21 22:01:32 +00:00
NetFmtName=Pcbnew
2019-01-02 14:30:34 +00:00
SpiceForceRefPrefix=0
SpiceUseNetNumbers=0
LabSize=60