Apple-1-HW/verilog-apple-one
1
0
Fork 0
mirror of https://github.com/alangarf/apple-one.git synced 2025-01-21 07:31:34 +00:00
Code Issues Projects Releases Wiki Activity

Centered main image in readme

Browse Source
This commit is contained in:
Alan Garfield 2018-02-12 09:46:53 +11:00 committed by GitHub
parent 20ffe41999
commit 1756fc17b1
No known key found for this signature in database
GPG Key ID: 4AEE18F83AFDEB23
1 changed files with 3 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
README.md
View File

@ -4,7 +4,9 @@ This is a basic implementation of the original Apple 1 in Verilog. It can run th
- iCE40HX8K-B-EVN breakout
- Terasic DE0
![Apple One Running](media/apple-one.png)
<p align="center">
<img src="media/apple-one.png" alt="Apple One Running">
</p>
This project borrows heavily from the *awesome* work of Andrew Holme and his ["Pool"](http://www.aholme.co.uk/6502/Main.htm) project where he built a 6502 CPU core in Verilog using the netlist from the Visual 6502 project. Amazing stuff, and so far seems to work perfectly. Also many special thanks to ["sbprojects.com"](https://www.sbprojects.com/projects/apple1/index.php) for the wealth of information I gleaned from there.