Apple-1-HW/verilog-apple-one
1
0
Fork 0
mirror of https://github.com/alangarf/apple-one.git synced 2024-06-09 22:29:41 +00:00
Code Issues Projects Releases Wiki Activity

Fixed cpu_clken wire -> reg

Browse Source
This commit is contained in:
Niels Moseley 2018-01-26 22:59:43 +01:00
parent f067774293
commit 34078e13ae
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
rtl/apple1_top.v
View File

@ -26,7 +26,7 @@ module top(
//////////////////////////////////////////////////////////////////////////
// Clocks
wire cpu_clken;
reg cpu_clken;
// FIXME:
// the clocks here should come from higher up