This website requires JavaScript.
Explore
Mirrors
Help
Sign In
Apple-1-HW
/
verilog-apple-one
Watch
1
Star
0
Fork
0
mirror of
https://github.com/alangarf/apple-one.git
synced
2026-10-22 02:02:34 +00:00
Code
Issues
Projects
Releases
Wiki
Activity
Files
master
verilog-apple-one
/
tools
T
Add File
New File
Upload File
Apply Patch
Copy Permalink
Download directory as ZIP
Download directory as TAR.GZ
History
Alan Garfield
ea220fb9ab
added uart testbench to look at cts signal
2018-02-16 13:40:46 +11:00
..
ise_hexer
Fixed ise_hexer to filter out more rubbish characters. Fixed S3E starterkit toplevel (ROM/RAM parameters)
2018-02-12 15:53:02 +01:00
iverilog
added uart testbench to look at cts signal
2018-02-16 13:40:46 +11:00
vgaromgen
Light maintenance.
2018-02-12 01:57:15 +01:00