Apple-1-HW/verilog-apple-one
1
0
Fork 0
mirror of https://github.com/alangarf/apple-one.git synced 2024-11-19 05:31:05 +00:00
Code Issues Projects Releases Wiki Activity
7a260619a5
verilog-apple-one/rtl
History
Niels Moseley 7a260619a5 * Added missing S3E top level verilog file. 
* Updated wozmon.hex to be ISE compliant.
2018-02-12 16:24:16 +01:00
..
boards * Added missing S3E top level verilog file. 2018-02-12 16:24:16 +01:00
cpu
led_and_key
ps2keyboard
uart
vga Expose ROM/RAM files as top-level parameters 2018-02-12 14:04:00 +01:00
apple1.v Expose ROM/RAM files as top-level parameters 2018-02-12 14:04:00 +01:00
clock.v
pwr_reset.v
ram.v Expose ROM/RAM files as top-level parameters 2018-02-12 14:04:00 +01:00
rom_basic.v Expose ROM/RAM files as top-level parameters 2018-02-12 14:04:00 +01:00
rom_wozmon.v Expose ROM/RAM files as top-level parameters 2018-02-12 14:04:00 +01:00