Apple-1-HW/verilog-apple-one
1
0
Fork 0
mirror of https://github.com/alangarf/apple-one.git synced 2025-01-09 16:33:57 +00:00
Code Issues Projects Releases Wiki Activity
7b3c65b8d9
verilog-apple-one/rtl
History
Alan Garfield 7b3c65b8d9 Fixed issue with yosys compile
2018-02-05 00:24:12 +11:00
..
boards Initial VGA working with the apple one output. YAY! 2018-01-31 00:48:47 +11:00
cpu added license headers and tidied up 2018-01-29 22:15:21 +11:00
led_and_key move things around. 2018-01-27 00:21:05 +11:00
ps2keyboard Made core neater and trying to get naming better 2018-01-29 21:00:38 +11:00
uart Initial VGA working with the apple one output. YAY! 2018-01-31 00:48:47 +11:00
vga Fixed issue with yosys compile 2018-02-05 00:24:12 +11:00
apple1.v Fixed issue with yosys compile 2018-02-05 00:24:12 +11:00
clock.v Initial VGA working with the apple one output. YAY! 2018-01-31 00:48:47 +11:00
pwr_reset.v added license headers and tidied up 2018-01-29 22:15:21 +11:00
ram.v added license headers and tidied up 2018-01-29 22:15:21 +11:00
rom_basic.v added license headers and tidied up 2018-01-29 22:15:21 +11:00
rom_wozmon.v added license headers and tidied up 2018-01-29 22:15:21 +11:00