2018-01-02 00:33:20 +11:00
2018-01-02 00:33:20 +11:00
2018-01-02 00:33:20 +11:00
2018-01-02 00:33:20 +11:00
2018-01-02 00:33:20 +11:00
2018-01-02 00:33:20 +11:00
2018-01-02 00:33:20 +11:00
2018-01-02 00:33:20 +11:00
2018-01-02 00:33:20 +11:00
2018-01-02 00:33:20 +11:00
2018-01-02 00:33:20 +11:00
2018-01-02 00:23:13 +11:00
2018-01-02 00:33:20 +11:00
2018-01-02 00:33:20 +11:00
2018-01-02 00:33:20 +11:00
2018-01-02 00:23:13 +11:00
2018-01-02 00:33:20 +11:00
2018-01-02 00:33:20 +11:00
2018-01-02 00:33:20 +11:00

apple-one

Description
An attempt at a small Verilog implementation of the original Apple 1 on an FPGA
Readme Apache-2.0 6.9 MiB
Languages
Verilog 52.8%
IGOR Pro 17.1%
Pawn 16%
Tcl 7.1%
Makefile 4.1%
Other 2.8%