Apple-1-HW/verilog-apple-one
1
0
Fork 0
mirror of https://github.com/alangarf/apple-one.git synced 2024-11-19 21:31:08 +00:00
Code Issues Projects Releases Wiki Activity
a60620e6ec
verilog-apple-one/rtl/uart
History
Alan Garfield 0fc84e0b37 added reset logic to uart and CPU
2018-01-28 00:23:09 +11:00
..
async_tx_rx.v added reset logic to uart and CPU 2018-01-28 00:23:09 +11:00
uart.v added reset logic to uart and CPU 2018-01-28 00:23:09 +11:00