verilog-apple-one/boards at c4d42fae3c91212f57f3083646268ced87092ae2 - verilog-apple-one - Applefritter: Git

Apple-1-HW/verilog-apple-one

mirror of https://github.com/alangarf/apple-one.git synced 2025-01-10 09:29:48 +00:00

History

Alan Garfield c4d42fae3c fixed testbench and split CPU cores

2018-01-27 17:00:33 +11:00

..

fixed testbench and split CPU cores

2018-01-27 17:00:33 +11:00

Added timing constraints and pin assignments to DE0 board. Integrated the 1MHz clock enable signal into the core top level. Top level now requires a 25MHz clock signal.

2018-01-26 22:38:46 +01:00