Logo
Explore Mirrors Help
Sign In
Apple-1-HW/verilog-apple-one
1
0
Fork 0
You've already forked verilog-apple-one
mirror of https://github.com/alangarf/apple-one.git synced 2025-08-07 15:25:53 +00:00
Code Issues Projects Releases Wiki Activity
Files
ca44652a69699fe97ddeff765d57b1d4e8a7313e
verilog-apple-one/boards
History
al177 ca44652a69 Add iCE40UP5K (UPDuino) support
2018-02-10 00:01:39 -06:00
..
ice40hx8k
Initial VGA module, still WIP, just outputs fixed VRAM
2018-01-29 22:53:16 +11:00
ice40hx8k_yosys
Fixed issue with yosys compile
2018-02-05 00:24:12 +11:00
ice40up5k_yosys
Add iCE40UP5K (UPDuino) support
2018-02-10 00:01:39 -06:00
terasic_de0
Added debounced PS/2 keyboard interface and A1 top-level selection between keyboard and UART RX
2018-02-08 23:47:09 +01:00
Powered by Gitea Version: 1.24.4 Page: 560ms Template: 89ms
English
Bahasa Indonesia Deutsch English Español Français Gaeilge Italiano Latviešu Magyar nyelv Nederlands Polski Português de Portugal Português do Brasil Suomi Svenska Türkçe Čeština Ελληνικά Български Русский Українська فارسی മലയാളം 日本語 简体中文 繁體中文(台灣) 繁體中文(香港) 한국어
Licenses API