mirror of
https://github.com/fred6502/Apple-II-Gate-Level-Xilinx-ISE-14.7-Schematic-Entry.git
synced 2024-05-28 14:41:28 +00:00
4 lines
126 B
Plaintext
4 lines
126 B
Plaintext
verilog work "JK_FlipFlop.vf"
|
|
verilog work "JK_FlipFlop_tb.v"
|
|
verilog work "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v"
|