RAM2E/CPLD/MAXV/UFM.qip
Zane Kaminski dec33238f1 RC
2023-09-21 05:45:21 -04:00

5 lines
271 B
Plaintext

set_global_assignment -name IP_TOOL_NAME "ALTUFM_NONE Intel FPGA IP"
set_global_assignment -name IP_TOOL_VERSION "19.1"
set_global_assignment -name IP_GENERATED_DEVICE_FAMILY "{MAX V}"
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) "UFM.v"]