mirror of
https://github.com/garrettsworkshop/RAM2E.git
synced 2024-05-29 04:41:33 +00:00
2 lines
42 B
Plaintext
Executable File
2 lines
42 B
Plaintext
Executable File
set tool_name "ModelSim-Altera (Verilog)"
|