Apple-2-HW/RAM2GS
1
0
Fork 0
mirror of https://github.com/garrettsworkshop/RAM2GS.git synced 2024-10-31 04:04:51 +00:00
Code Issues Projects Releases Wiki Activity
8cbf2f47ad
RAM2GS/CPLD/LCMXO2-640HC-old/impl1/RAM2GS_LCMXO2_640HC_impl1.par

261 lines
11 KiB
Plaintext
Raw Normal View History

idk
2021-10-09 01:29:42 +00:00
PAR: Place And Route Diamond (64-bit) 3.12.0.240.2.
Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp. All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc. All rights reserved.
Copyright (c) 2001 Agere Systems All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation, All rights reserved.
idk
2022-02-07 04:40:30 +00:00
Sat Oct 09 01:19:16 2021
idk
2021-10-09 01:29:42 +00:00
C:/lscc/diamond/3.12/ispfpga\bin\nt64\par -f RAM2GS_LCMXO2_640HC_impl1.p2t
RAM2GS_LCMXO2_640HC_impl1_map.ncd RAM2GS_LCMXO2_640HC_impl1.dir
idk
2022-02-07 04:40:30 +00:00
RAM2GS_LCMXO2_640HC_impl1.prf -gui
idk
2021-10-09 01:29:42 +00:00
Preference file: RAM2GS_LCMXO2_640HC_impl1.prf.
Level/ Number Worst Timing Worst Timing Run NCD
Cost [ncd] Unrouted Slack Score Slack(hold) Score(hold) Time Status
---------- -------- ----- ------ ----------- ----------- ---- ------
idk
2022-02-07 04:40:30 +00:00
5_1 * 0 1.135 0 0.304 0 07 Completed
idk
2021-10-09 01:29:42 +00:00
* : Design saved.
idk
2022-02-07 04:40:30 +00:00
Total (real) run time for 1-seed: 7 secs
idk
2021-10-09 01:29:42 +00:00
par done!
Note: user must run 'Trace' for timing closure signoff.
Lattice Place and Route Report for Design "RAM2GS_LCMXO2_640HC_impl1_map.ncd"
idk
2022-02-07 04:40:30 +00:00
Sat Oct 09 01:19:16 2021
idk
2021-10-09 01:29:42 +00:00
PAR: Place And Route Diamond (64-bit) 3.12.0.240.2.
idk
2022-02-07 04:40:30 +00:00
Command Line: par -w -l 5 -i 6 -t 1 -c 0 -e 0 -gui -exp parUseNBR=1:parCDP=0:parCDR=0:parPathBased=OFF:parASE=1 RAM2GS_LCMXO2_640HC_impl1_map.ncd RAM2GS_LCMXO2_640HC_impl1.dir/5_1.ncd RAM2GS_LCMXO2_640HC_impl1.prf
idk
2021-10-09 01:29:42 +00:00
Preference file: RAM2GS_LCMXO2_640HC_impl1.prf.
Placement level-cost: 5-1.
Routing Iterations: 6
Loading design for application par from file RAM2GS_LCMXO2_640HC_impl1_map.ncd.
Design name: RAM2GS
NCD version: 3.3
Vendor: LATTICE
Device: LCMXO2-640HC
Package: TQFP100
Performance: 4
Loading device for application par from file 'xo2c640.nph' in environment: C:/lscc/diamond/3.12/ispfpga.
Package Status: Final Version 1.39.
Performance Hardware Data Status: Final Version 34.4.
License checked out.
Ignore Preference Error(s): True
Device utilization summary:
PIO (prelim) 63+4(JTAG)/80 84% used
63+4(JTAG)/79 85% bonded
SLICE 131/320 40% used
EFB 1/1 100% used
Number of Signals: 401
Number of Connections: 1131
Pin Constraint Summary:
63 out of 63 pins locked (100% locked).
The following 4 signals are selected to use the primary clock routing resources:
RCLK_c (driver: RCLK, clk load #: 52)
PHI2_c (driver: PHI2, clk load #: 13)
nCRAS_c (driver: nCRAS, clk load #: 7)
nCCAS_c (driver: nCCAS, clk load #: 4)
WARNING - par: Signal "PHI2_c" is selected to use Primary clock resources. However, its driver comp "PHI2" is located at "8", which is not a dedicated pin for connecting to Primary clock resources. General routing has to be used to route this signal, and it might suffer from excessive delay or skew.
WARNING - par: Signal "nCRAS_c" is selected to use Primary clock resources. However, its driver comp "nCRAS" is located at "17", which is not a dedicated pin for connecting to Primary clock resources. General routing has to be used to route this signal, and it might suffer from excessive delay or skew.
WARNING - par: Signal "nCCAS_c" is selected to use Primary clock resources. However, its driver comp "nCCAS" is located at "9", which is not a dedicated pin for connecting to Primary clock resources. General routing has to be used to route this signal, and it might suffer from excessive delay or skew.
No signal is selected as secondary clock.
No signal is selected as Global Set/Reset.
Starting Placer Phase 0.
............
Finished Placer Phase 0. REAL time: 0 secs
Starting Placer Phase 1.
....................
Placer score = 65362.
idk
2022-02-07 04:40:30 +00:00
Finished Placer Phase 1. REAL time: 4 secs
idk
2021-10-09 01:29:42 +00:00
Starting Placer Phase 2.
.
Placer score = 65089
idk
2022-02-07 04:40:30 +00:00
Finished Placer Phase 2. REAL time: 4 secs
idk
2021-10-09 01:29:42 +00:00
------------------ Clock Report ------------------
Global Clock Resources:
CLK_PIN : 1 out of 8 (12%)
General PIO: 3 out of 80 (3%)
DCM : 0 out of 2 (0%)
DCC : 0 out of 8 (0%)
Global Clocks:
PRIMARY "RCLK_c" from comp "RCLK" on CLK_PIN site "63 (PR5C)", clk load = 52
PRIMARY "PHI2_c" from comp "PHI2" on PIO site "8 (PL3B)", clk load = 13
PRIMARY "nCRAS_c" from comp "nCRAS" on PIO site "17 (PL6B)", clk load = 7
PRIMARY "nCCAS_c" from comp "nCCAS" on PIO site "9 (PL3C)", clk load = 4
PRIMARY : 4 out of 8 (50%)
SECONDARY: 0 out of 8 (0%)
--------------- End of Clock Report ---------------
I/O Usage Summary (final):
63 + 4(JTAG) out of 80 (83.8%) PIO sites used.
63 + 4(JTAG) out of 79 (84.8%) bonded PIO sites used.
Number of PIO comps: 63; differential: 0.
Number of Vref pins used: 0.
I/O Bank Usage Summary:
+----------+----------------+------------+-----------+
| I/O Bank | Usage | Bank Vccio | Bank Vref |
+----------+----------------+------------+-----------+
| 0 | 13 / 19 ( 68%) | 3.3V | - |
| 1 | 20 / 20 (100%) | 3.3V | - |
| 2 | 12 / 20 ( 60%) | 3.3V | - |
| 3 | 18 / 20 ( 90%) | 3.3V | - |
+----------+----------------+------------+-----------+
idk
2022-02-07 04:40:30 +00:00
Total placer CPU time: 4 secs
idk
2021-10-09 01:29:42 +00:00
Dumping design to file RAM2GS_LCMXO2_640HC_impl1.dir/5_1.ncd.
0 connections routed; 1131 unrouted.
Starting router resource preassignment
WARNING - par: The driver of primary clock net PHI2_c is not placed on one of the sites dedicated for primary clocks. This primary clock will be routed to an H-spine through general routing resource and might suffer from excessive delay or skew.
WARNING - par: The driver of primary clock net nCRAS_c is not placed on one of the sites dedicated for primary clocks. This primary clock will be routed to an H-spine through general routing resource and might suffer from excessive delay or skew.
WARNING - par: The driver of primary clock net nCCAS_c is not placed on one of the sites dedicated for primary clocks. This primary clock will be routed to an H-spine through general routing resource and might suffer from excessive delay or skew.
WARNING - par: The following clock signals will be routed by using generic routing resource and may suffer from excessive delay and/or skew.
Signal=wb_clk loads=1 clock_loads=1
idk
2022-02-07 04:40:30 +00:00
Completed router resource preassignment. Real time: 6 secs
idk
2021-10-09 01:29:42 +00:00
idk
2022-02-07 04:40:30 +00:00
Start NBR router at 01:19:22 10/09/21
idk
2021-10-09 01:29:42 +00:00
*****************************************************************
Info: NBR allows conflicts(one node used by more than one signal)
in the earlier iterations. In each iteration, it tries to
solve the conflicts while keeping the critical connections
routed as short as possible. The routing process is said to
be completed when no conflicts exist and all connections
are routed.
Note: NBR uses a different method to calculate timing slacks. The
worst slack and total negative slack may not be the same as
that in TRCE report. You should always run TRCE to verify
your design.
*****************************************************************
idk
2022-02-07 04:40:30 +00:00
Start NBR special constraint process at 01:19:22 10/09/21
idk
2021-10-09 01:29:42 +00:00
idk
2022-02-07 04:40:30 +00:00
Start NBR section for initial routing at 01:19:22 10/09/21
idk
2021-10-09 01:29:42 +00:00
Level 1, iteration 1
0(0.00%) conflict; 980(86.65%) untouched conns; 0 (nbr) score;
idk
2022-02-07 04:40:30 +00:00
Estimated worst slack/total negative slack<setup>: 1.167ns/0.000ns; real time: 6 secs
idk
2021-10-09 01:29:42 +00:00
Level 2, iteration 1
1(0.00%) conflict; 970(85.76%) untouched conns; 0 (nbr) score;
idk
2022-02-07 04:40:30 +00:00
Estimated worst slack/total negative slack<setup>: 1.141ns/0.000ns; real time: 6 secs
idk
2021-10-09 01:29:42 +00:00
Level 3, iteration 1
1(0.00%) conflict; 904(79.93%) untouched conns; 0 (nbr) score;
idk
2022-02-07 04:40:30 +00:00
Estimated worst slack/total negative slack<setup>: 1.135ns/0.000ns; real time: 6 secs
idk
2021-10-09 01:29:42 +00:00
Level 4, iteration 1
26(0.06%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score;
idk
2022-02-07 04:40:30 +00:00
Estimated worst slack/total negative slack<setup>: 1.135ns/0.000ns; real time: 6 secs
idk
2021-10-09 01:29:42 +00:00
Info: Initial congestion level at 75% usage is 0
Info: Initial congestion area at 75% usage is 0 (0.00%)
idk
2022-02-07 04:40:30 +00:00
Start NBR section for normal routing at 01:19:22 10/09/21
idk
2021-10-09 01:29:42 +00:00
Level 1, iteration 1
1(0.00%) conflict; 28(2.48%) untouched conns; 0 (nbr) score;
idk
2022-02-07 04:40:30 +00:00
Estimated worst slack/total negative slack<setup>: 1.135ns/0.000ns; real time: 6 secs
idk
2021-10-09 01:29:42 +00:00
Level 2, iteration 1
1(0.00%) conflict; 28(2.48%) untouched conns; 0 (nbr) score;
idk
2022-02-07 04:40:30 +00:00
Estimated worst slack/total negative slack<setup>: 1.135ns/0.000ns; real time: 6 secs
idk
2021-10-09 01:29:42 +00:00
Level 3, iteration 1
1(0.00%) conflict; 28(2.48%) untouched conns; 0 (nbr) score;
idk
2022-02-07 04:40:30 +00:00
Estimated worst slack/total negative slack<setup>: 1.135ns/0.000ns; real time: 7 secs
idk
2021-10-09 01:29:42 +00:00
Level 4, iteration 1
12(0.03%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score;
idk
2022-02-07 04:40:30 +00:00
Estimated worst slack/total negative slack<setup>: 1.135ns/0.000ns; real time: 7 secs
idk
2021-10-09 01:29:42 +00:00
Level 4, iteration 2
5(0.01%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score;
idk
2022-02-07 04:40:30 +00:00
Estimated worst slack/total negative slack<setup>: 1.135ns/0.000ns; real time: 7 secs
idk
2021-10-09 01:29:42 +00:00
Level 4, iteration 3
0(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score;
idk
2022-02-07 04:40:30 +00:00
Estimated worst slack/total negative slack<setup>: 1.135ns/0.000ns; real time: 7 secs
idk
2021-10-09 01:29:42 +00:00
idk
2022-02-07 04:40:30 +00:00
Start NBR section for setup/hold timing optimization with effort level 3 at 01:19:23 10/09/21
idk
2021-10-09 01:29:42 +00:00
idk
2022-02-07 04:40:30 +00:00
Start NBR section for re-routing at 01:19:23 10/09/21
idk
2021-10-09 01:29:42 +00:00
Level 4, iteration 1
0(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score;
idk
2022-02-07 04:40:30 +00:00
Estimated worst slack/total negative slack<setup>: 1.135ns/0.000ns; real time: 7 secs
idk
2021-10-09 01:29:42 +00:00
idk
2022-02-07 04:40:30 +00:00
Start NBR section for post-routing at 01:19:23 10/09/21
idk
2021-10-09 01:29:42 +00:00
End NBR router with 0 unrouted connection
NBR Summary
-----------
Number of unrouted connections : 0 (0.00%)
Number of connections with timing violations : 0 (0.00%)
Estimated worst slack<setup> : 1.135ns
Timing score<setup> : 0
-----------
Notes: The timing info is calculated for SETUP only and all PAR_ADJs are ignored.
WARNING - par: The following clock signals will be routed by using generic routing resource and may suffer from excessive delay and/or skew.
Signal=wb_clk loads=1 clock_loads=1
idk
2022-02-07 04:40:30 +00:00
Total CPU time 7 secs
Total REAL time: 7 secs
idk
2021-10-09 01:29:42 +00:00
Completely routed.
End of route. 1131 routed (100.00%); 0 unrouted.
Hold time timing score: 0, hold timing errors: 0
Timing score: 0
Dumping design to file RAM2GS_LCMXO2_640HC_impl1.dir/5_1.ncd.
All signals are completely routed.
PAR_SUMMARY::Run status = Completed
PAR_SUMMARY::Number of unrouted conns = 0
PAR_SUMMARY::Worst slack<setup/<ns>> = 1.135
PAR_SUMMARY::Timing score<setup/<ns>> = 0.000
PAR_SUMMARY::Worst slack<hold /<ns>> = 0.304
PAR_SUMMARY::Timing score<hold /<ns>> = 0.000
PAR_SUMMARY::Number of errors = 0
idk
2022-02-07 04:40:30 +00:00
Total CPU time to completion: 7 secs
Total REAL time to completion: 7 secs
idk
2021-10-09 01:29:42 +00:00
par done!
Note: user must run 'Trace' for timing closure signoff.
Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp. All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc. All rights reserved.
Copyright (c) 2001 Agere Systems All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation, All rights reserved.
Reference in New Issue Copy Permalink