RAM2GS/CPLD/LCMXO256C/impl1/RAM2GS_LCMXO256C_impl1.areasrr

27 lines
1.3 KiB
Plaintext
Raw Normal View History

2023-08-20 11:10:11 +00:00
----------------------------------------------------------------------
Report for cell RAM2GS.verilog
Register bits: 92 of 256 (36%)
PIC Latch: 0
I/O cells: 67
Cell usage:
cell count Res Usage(%)
BB 8 100.0
CCU2 9 100.0
FD1P3AX 11 100.0
FD1S3AX 59 100.0
FD1S3AY 5 100.0
FD1S3IX 14 100.0
FD1S3JX 3 100.0
GSR 1 100.0
IB 26 100.0
2024-01-07 02:52:05 +00:00
INV 7 100.0
2023-08-20 11:10:11 +00:00
OB 33 100.0
2024-01-07 02:52:05 +00:00
ORCALUT4 133 100.0
PFUMX 1 100.0
2023-08-20 11:10:11 +00:00
PUR 1 100.0
VHI 1 100.0
VLO 1 100.0
2024-01-07 02:52:05 +00:00
TOTAL 313