mirror of
https://github.com/garrettsworkshop/RAM2GS.git
synced 2024-06-02 00:41:29 +00:00
Add GW4201D files
This commit is contained in:
Zane Kaminski
parent
98f0c533bc
commit
bed6fe84dc
BIN
Documentation/Placement.pdf
Normal file
BIN
Documentation/Placement.pdf
Normal file
Binary file not shown.
552
RAM2GS-cache.lib
Normal file
552
RAM2GS-cache.lib
Normal file
|
|
@ -0,0 +1,552 @@
|
|||
EESchema-LIBRARY Version 2.4
|
||||
#encoding utf-8
|
||||
#
|
||||
# Connector_Generic_Conn_02x05_Odd_Even
|
||||
#
|
||||
DEF Connector_Generic_Conn_02x05_Odd_Even J 0 40 Y N 1 F N
|
||||
F0 "J" 50 300 50 H V C CNN
|
||||
F1 "Connector_Generic_Conn_02x05_Odd_Even" 50 -300 50 H V C CNN
|
||||
F2 "" 0 0 50 H I C CNN
|
||||
F3 "" 0 0 50 H I C CNN
|
||||
$FPLIST
|
||||
Connector*:*_2x??_*
|
||||
$ENDFPLIST
|
||||
DRAW
|
||||
S -50 -195 0 -205 1 1 6 N
|
||||
S -50 -95 0 -105 1 1 6 N
|
||||
S -50 5 0 -5 1 1 6 N
|
||||
S -50 105 0 95 1 1 6 N
|
||||
S -50 205 0 195 1 1 6 N
|
||||
S -50 250 150 -250 1 1 10 f
|
||||
S 150 -195 100 -205 1 1 6 N
|
||||
S 150 -95 100 -105 1 1 6 N
|
||||
S 150 5 100 -5 1 1 6 N
|
||||
S 150 105 100 95 1 1 6 N
|
||||
S 150 205 100 195 1 1 6 N
|
||||
X Pin_1 1 -200 200 150 R 50 50 1 1 P
|
||||
X Pin_10 10 300 -200 150 L 50 50 1 1 P
|
||||
X Pin_2 2 300 200 150 L 50 50 1 1 P
|
||||
X Pin_3 3 -200 100 150 R 50 50 1 1 P
|
||||
X Pin_4 4 300 100 150 L 50 50 1 1 P
|
||||
X Pin_5 5 -200 0 150 R 50 50 1 1 P
|
||||
X Pin_6 6 300 0 150 L 50 50 1 1 P
|
||||
X Pin_7 7 -200 -100 150 R 50 50 1 1 P
|
||||
X Pin_8 8 300 -100 150 L 50 50 1 1 P
|
||||
X Pin_9 9 -200 -200 150 R 50 50 1 1 P
|
||||
ENDDRAW
|
||||
ENDDEF
|
||||
#
|
||||
# Connector_Generic_Conn_02x22_Counter_Clockwise
|
||||
#
|
||||
DEF Connector_Generic_Conn_02x22_Counter_Clockwise J 0 40 Y N 1 F N
|
||||
F0 "J" 50 1100 50 H V C CNN
|
||||
F1 "Connector_Generic_Conn_02x22_Counter_Clockwise" 50 -1200 50 H V C CNN
|
||||
F2 "" 0 0 50 H I C CNN
|
||||
F3 "" 0 0 50 H I C CNN
|
||||
$FPLIST
|
||||
Connector*:*_2x??_*
|
||||
$ENDFPLIST
|
||||
DRAW
|
||||
S -50 -1095 0 -1105 1 1 6 N
|
||||
S -50 -995 0 -1005 1 1 6 N
|
||||
S -50 -895 0 -905 1 1 6 N
|
||||
S -50 -795 0 -805 1 1 6 N
|
||||
S -50 -695 0 -705 1 1 6 N
|
||||
S -50 -595 0 -605 1 1 6 N
|
||||
S -50 -495 0 -505 1 1 6 N
|
||||
S -50 -395 0 -405 1 1 6 N
|
||||
S -50 -295 0 -305 1 1 6 N
|
||||
S -50 -195 0 -205 1 1 6 N
|
||||
S -50 -95 0 -105 1 1 6 N
|
||||
S -50 5 0 -5 1 1 6 N
|
||||
S -50 105 0 95 1 1 6 N
|
||||
S -50 205 0 195 1 1 6 N
|
||||
S -50 305 0 295 1 1 6 N
|
||||
S -50 405 0 395 1 1 6 N
|
||||
S -50 505 0 495 1 1 6 N
|
||||
S -50 605 0 595 1 1 6 N
|
||||
S -50 705 0 695 1 1 6 N
|
||||
S -50 805 0 795 1 1 6 N
|
||||
S -50 905 0 895 1 1 6 N
|
||||
S -50 1005 0 995 1 1 6 N
|
||||
S -50 1050 150 -1150 1 1 10 f
|
||||
S 150 -1095 100 -1105 1 1 6 N
|
||||
S 150 -995 100 -1005 1 1 6 N
|
||||
S 150 -895 100 -905 1 1 6 N
|
||||
S 150 -795 100 -805 1 1 6 N
|
||||
S 150 -695 100 -705 1 1 6 N
|
||||
S 150 -595 100 -605 1 1 6 N
|
||||
S 150 -495 100 -505 1 1 6 N
|
||||
S 150 -395 100 -405 1 1 6 N
|
||||
S 150 -295 100 -305 1 1 6 N
|
||||
S 150 -195 100 -205 1 1 6 N
|
||||
S 150 -95 100 -105 1 1 6 N
|
||||
S 150 5 100 -5 1 1 6 N
|
||||
S 150 105 100 95 1 1 6 N
|
||||
S 150 205 100 195 1 1 6 N
|
||||
S 150 305 100 295 1 1 6 N
|
||||
S 150 405 100 395 1 1 6 N
|
||||
S 150 505 100 495 1 1 6 N
|
||||
S 150 605 100 595 1 1 6 N
|
||||
S 150 705 100 695 1 1 6 N
|
||||
S 150 805 100 795 1 1 6 N
|
||||
S 150 905 100 895 1 1 6 N
|
||||
S 150 1005 100 995 1 1 6 N
|
||||
X Pin_1 1 -200 1000 150 R 50 50 1 1 P
|
||||
X Pin_10 10 -200 100 150 R 50 50 1 1 P
|
||||
X Pin_11 11 -200 0 150 R 50 50 1 1 P
|
||||
X Pin_12 12 -200 -100 150 R 50 50 1 1 P
|
||||
X Pin_13 13 -200 -200 150 R 50 50 1 1 P
|
||||
X Pin_14 14 -200 -300 150 R 50 50 1 1 P
|
||||
X Pin_15 15 -200 -400 150 R 50 50 1 1 P
|
||||
X Pin_16 16 -200 -500 150 R 50 50 1 1 P
|
||||
X Pin_17 17 -200 -600 150 R 50 50 1 1 P
|
||||
X Pin_18 18 -200 -700 150 R 50 50 1 1 P
|
||||
X Pin_19 19 -200 -800 150 R 50 50 1 1 P
|
||||
X Pin_2 2 -200 900 150 R 50 50 1 1 P
|
||||
X Pin_20 20 -200 -900 150 R 50 50 1 1 P
|
||||
X Pin_21 21 -200 -1000 150 R 50 50 1 1 P
|
||||
X Pin_22 22 -200 -1100 150 R 50 50 1 1 P
|
||||
X Pin_23 23 300 -1100 150 L 50 50 1 1 P
|
||||
X Pin_24 24 300 -1000 150 L 50 50 1 1 P
|
||||
X Pin_25 25 300 -900 150 L 50 50 1 1 P
|
||||
X Pin_26 26 300 -800 150 L 50 50 1 1 P
|
||||
X Pin_27 27 300 -700 150 L 50 50 1 1 P
|
||||
X Pin_28 28 300 -600 150 L 50 50 1 1 P
|
||||
X Pin_29 29 300 -500 150 L 50 50 1 1 P
|
||||
X Pin_3 3 -200 800 150 R 50 50 1 1 P
|
||||
X Pin_30 30 300 -400 150 L 50 50 1 1 P
|
||||
X Pin_31 31 300 -300 150 L 50 50 1 1 P
|
||||
X Pin_32 32 300 -200 150 L 50 50 1 1 P
|
||||
X Pin_33 33 300 -100 150 L 50 50 1 1 P
|
||||
X Pin_34 34 300 0 150 L 50 50 1 1 P
|
||||
X Pin_35 35 300 100 150 L 50 50 1 1 P
|
||||
X Pin_36 36 300 200 150 L 50 50 1 1 P
|
||||
X Pin_37 37 300 300 150 L 50 50 1 1 P
|
||||
X Pin_38 38 300 400 150 L 50 50 1 1 P
|
||||
X Pin_39 39 300 500 150 L 50 50 1 1 P
|
||||
X Pin_4 4 -200 700 150 R 50 50 1 1 P
|
||||
X Pin_40 40 300 600 150 L 50 50 1 1 P
|
||||
X Pin_41 41 300 700 150 L 50 50 1 1 P
|
||||
X Pin_42 42 300 800 150 L 50 50 1 1 P
|
||||
X Pin_43 43 300 900 150 L 50 50 1 1 P
|
||||
X Pin_44 44 300 1000 150 L 50 50 1 1 P
|
||||
X Pin_5 5 -200 600 150 R 50 50 1 1 P
|
||||
X Pin_6 6 -200 500 150 R 50 50 1 1 P
|
||||
X Pin_7 7 -200 400 150 R 50 50 1 1 P
|
||||
X Pin_8 8 -200 300 150 R 50 50 1 1 P
|
||||
X Pin_9 9 -200 200 150 R 50 50 1 1 P
|
||||
ENDDRAW
|
||||
ENDDEF
|
||||
#
|
||||
# Device_C_Small
|
||||
#
|
||||
DEF Device_C_Small C 0 10 N N 1 F N
|
||||
F0 "C" 10 70 50 H V L CNN
|
||||
F1 "Device_C_Small" 10 -80 50 H V L CNN
|
||||
F2 "" 0 0 50 H I C CNN
|
||||
F3 "" 0 0 50 H I C CNN
|
||||
$FPLIST
|
||||
C_*
|
||||
$ENDFPLIST
|
||||
DRAW
|
||||
P 2 0 1 13 -60 -20 60 -20 N
|
||||
P 2 0 1 12 -60 20 60 20 N
|
||||
X ~ 1 0 100 80 D 50 50 1 1 P
|
||||
X ~ 2 0 -100 80 U 50 50 1 1 P
|
||||
ENDDRAW
|
||||
ENDDEF
|
||||
#
|
||||
# Device_R_Pack04
|
||||
#
|
||||
DEF Device_R_Pack04 RN 0 0 Y N 1 F N
|
||||
F0 "RN" -300 0 50 V V C CNN
|
||||
F1 "Device_R_Pack04" 200 0 50 V V C CNN
|
||||
F2 "" 275 0 50 V I C CNN
|
||||
F3 "" 0 0 50 H I C CNN
|
||||
$FPLIST
|
||||
DIP*
|
||||
SOIC*
|
||||
$ENDFPLIST
|
||||
DRAW
|
||||
S -250 -95 150 95 0 1 10 f
|
||||
S -225 75 -175 -75 0 1 10 N
|
||||
S -125 75 -75 -75 0 1 10 N
|
||||
S -25 75 25 -75 0 1 10 N
|
||||
S 75 75 125 -75 0 1 10 N
|
||||
P 2 0 1 0 -200 -100 -200 -75 N
|
||||
P 2 0 1 0 -200 75 -200 100 N
|
||||
P 2 0 1 0 -100 -100 -100 -75 N
|
||||
P 2 0 1 0 -100 75 -100 100 N
|
||||
P 2 0 1 0 0 -100 0 -75 N
|
||||
P 2 0 1 0 0 75 0 100 N
|
||||
P 2 0 1 0 100 -100 100 -75 N
|
||||
P 2 0 1 0 100 75 100 100 N
|
||||
X R1.1 1 -200 -200 100 U 50 50 1 1 P
|
||||
X R2.1 2 -100 -200 100 U 50 50 1 1 P
|
||||
X R3.1 3 0 -200 100 U 50 50 1 1 P
|
||||
X R4.1 4 100 -200 100 U 50 50 1 1 P
|
||||
X R4.2 5 100 200 100 D 50 50 1 1 P
|
||||
X R3.2 6 0 200 100 D 50 50 1 1 P
|
||||
X R2.2 7 -100 200 100 D 50 50 1 1 P
|
||||
X R1.2 8 -200 200 100 D 50 50 1 1 P
|
||||
ENDDRAW
|
||||
ENDDEF
|
||||
#
|
||||
# Device_R_Small
|
||||
#
|
||||
DEF Device_R_Small R 0 10 N N 1 F N
|
||||
F0 "R" 30 20 50 H V L CNN
|
||||
F1 "Device_R_Small" 30 -40 50 H V L CNN
|
||||
F2 "" 0 0 50 H I C CNN
|
||||
F3 "" 0 0 50 H I C CNN
|
||||
$FPLIST
|
||||
R_*
|
||||
$ENDFPLIST
|
||||
DRAW
|
||||
S -30 70 30 -70 0 1 8 N
|
||||
X ~ 1 0 100 30 D 50 50 1 1 P
|
||||
X ~ 2 0 -100 30 U 50 50 1 1 P
|
||||
ENDDRAW
|
||||
ENDDEF
|
||||
#
|
||||
# GW_Logic_741G04GW
|
||||
#
|
||||
DEF GW_Logic_741G04GW U 0 40 Y Y 1 F N
|
||||
F0 "U" 0 250 50 H V C CNN
|
||||
F1 "GW_Logic_741G04GW" 0 -250 50 H V C CNN
|
||||
F2 "stdpads:SOT-353" 0 -300 50 H I C TNN
|
||||
F3 "" 0 -200 60 H I C CNN
|
||||
DRAW
|
||||
S 200 -200 -200 200 0 1 10 f
|
||||
X NC 1 -350 100 150 R 50 50 1 1 N
|
||||
X A 2 -400 0 200 R 50 50 1 1 I
|
||||
X GND 3 -400 -100 200 R 50 50 1 1 W
|
||||
X Y 4 400 -100 200 L 50 50 1 1 O
|
||||
X Vcc 5 400 100 200 L 50 50 1 1 W
|
||||
ENDDRAW
|
||||
ENDDEF
|
||||
#
|
||||
# GW_Logic_74245
|
||||
#
|
||||
DEF GW_Logic_74245 U 0 40 Y Y 1 F N
|
||||
F0 "U" 0 600 50 H V C CNN
|
||||
F1 "GW_Logic_74245" 0 -600 50 H V C CNN
|
||||
F2 "" 0 -650 50 H I C TNN
|
||||
F3 "" 0 100 60 H I C CNN
|
||||
DRAW
|
||||
S -200 550 200 -550 0 1 10 f
|
||||
X AtoB 1 -400 450 200 R 50 50 1 1 I
|
||||
X GND 10 -400 -450 200 R 50 50 1 1 W
|
||||
X B7 11 400 -450 200 L 50 50 1 1 B
|
||||
X B6 12 400 -350 200 L 50 50 1 1 B
|
||||
X B5 13 400 -250 200 L 50 50 1 1 B
|
||||
X B4 14 400 -150 200 L 50 50 1 1 B
|
||||
X B3 15 400 -50 200 L 50 50 1 1 B
|
||||
X B2 16 400 50 200 L 50 50 1 1 B
|
||||
X B1 17 400 150 200 L 50 50 1 1 B
|
||||
X B0 18 400 250 200 L 50 50 1 1 B
|
||||
X ~OE~ 19 400 350 200 L 50 50 1 1 I
|
||||
X A0 2 -400 350 200 R 50 50 1 1 B
|
||||
X Vcc 20 400 450 200 L 50 50 1 1 W
|
||||
X A1 3 -400 250 200 R 50 50 1 1 B
|
||||
X A2 4 -400 150 200 R 50 50 1 1 B
|
||||
X A3 5 -400 50 200 R 50 50 1 1 B
|
||||
X A4 6 -400 -50 200 R 50 50 1 1 B
|
||||
X A5 7 -400 -150 200 R 50 50 1 1 B
|
||||
X A6 8 -400 -250 200 R 50 50 1 1 B
|
||||
X A7 9 -400 -350 200 R 50 50 1 1 B
|
||||
ENDDRAW
|
||||
ENDDEF
|
||||
#
|
||||
# GW_Logic_Oscillator_4P
|
||||
#
|
||||
DEF GW_Logic_Oscillator_4P U 0 40 Y Y 1 F N
|
||||
F0 "U" 0 250 50 H V C CNN
|
||||
F1 "GW_Logic_Oscillator_4P" 0 -150 50 H V C CNN
|
||||
F2 "" 0 0 50 H I C CNN
|
||||
F3 "" 0 0 50 H I C CNN
|
||||
DRAW
|
||||
S -250 200 250 -100 0 1 10 f
|
||||
X EN 1 -350 100 100 R 50 50 1 1 I
|
||||
X GND 2 -350 0 100 R 50 50 1 1 W
|
||||
X Output 3 350 0 100 L 50 50 1 1 O
|
||||
X Vdd 4 350 100 100 L 50 50 1 1 W
|
||||
ENDDRAW
|
||||
ENDDEF
|
||||
#
|
||||
# GW_PLD_EPM240T100
|
||||
#
|
||||
DEF GW_PLD_EPM240T100 U 0 40 Y Y 1 L N
|
||||
F0 "U" 0 50 50 H V C CNN
|
||||
F1 "GW_PLD_EPM240T100" 0 -50 50 H V C CNN
|
||||
F2 "Package_QFP:LQFP-100_14x14mm_P0.5mm" 0 -100 20 H I C CNN
|
||||
F3 "" 0 0 50 H I C CNN
|
||||
$FPLIST
|
||||
*QFP*P0.5mm*
|
||||
$ENDFPLIST
|
||||
DRAW
|
||||
S -800 2200 800 -2200 1 1 10 f
|
||||
X IO2_1 1 1000 2100 200 L 50 50 1 1 B
|
||||
X GNDIO 10 -200 -2400 200 U 50 50 1 1 W
|
||||
X IO2_100 100 1000 -2000 200 L 50 50 1 1 B
|
||||
X GNDINT 11 -400 -2400 200 U 50 50 1 1 W
|
||||
X IO1_12/GCLK0 12 -1000 1400 200 R 50 50 1 1 B C
|
||||
X VCCINT 13 -400 2400 200 D 50 50 1 1 W
|
||||
X IO1_14/GCLK1 14 -1000 1300 200 R 50 50 1 1 B C
|
||||
X IO1_15 15 -1000 1200 200 R 50 50 1 1 B
|
||||
X IO1_16 16 -1000 1100 200 R 50 50 1 1 B
|
||||
X IO1_17 17 -1000 1000 200 R 50 50 1 1 B
|
||||
X IO1_18 18 -1000 900 200 R 50 50 1 1 B
|
||||
X IO1_19 19 -1000 800 200 R 50 50 1 1 B
|
||||
X IO1_2 2 -1000 2100 200 R 50 50 1 1 B
|
||||
X IO1_20 20 -1000 700 200 R 50 50 1 1 B
|
||||
X IO1_21 21 -1000 600 200 R 50 50 1 1 B
|
||||
X TMS 22 -1000 -1700 200 R 50 50 1 1 I
|
||||
X TDI 23 -1000 -1800 200 R 50 50 1 1 I
|
||||
X TCK 24 -1000 -1900 200 R 50 50 1 1 I C
|
||||
X TDO 25 -1000 -2000 200 R 50 50 1 1 O
|
||||
X IO1_26 26 -1000 500 200 R 50 50 1 1 B
|
||||
X IO1_27 27 -1000 400 200 R 50 50 1 1 B
|
||||
X IO1_28 28 -1000 300 200 R 50 50 1 1 B
|
||||
X IO1_29 29 -1000 200 200 R 50 50 1 1 B
|
||||
X IO1_3 3 -1000 2000 200 R 50 50 1 1 B
|
||||
X IO1_30 30 -1000 100 200 R 50 50 1 1 B
|
||||
X VCCIO1 31 -100 2400 200 D 50 50 1 1 W
|
||||
X GNDIO 32 -100 -2400 200 U 50 50 1 1 W
|
||||
X IO1_33 33 -1000 0 200 R 50 50 1 1 B
|
||||
X IO1_34 34 -1000 -100 200 R 50 50 1 1 B
|
||||
X IO1_35 35 -1000 -200 200 R 50 50 1 1 B
|
||||
X IO1_36 36 -1000 -300 200 R 50 50 1 1 B
|
||||
X IO1_37 37 -1000 -400 200 R 50 50 1 1 B
|
||||
X IO1_38 38 -1000 -500 200 R 50 50 1 1 B
|
||||
X IO1_39 39 -1000 -600 200 R 50 50 1 1 B
|
||||
X IO1_4 4 -1000 1900 200 R 50 50 1 1 B
|
||||
X IO1_40 40 -1000 -700 200 R 50 50 1 1 B
|
||||
X IO1_41 41 -1000 -800 200 R 50 50 1 1 B
|
||||
X IO1_42 42 -1000 -900 200 R 50 50 1 1 B
|
||||
X IO1_43/DEV_OE 43 -1000 -1000 200 R 50 50 1 1 B
|
||||
X IO1_44/DEV_CLRn 44 -1000 -1100 200 R 50 50 1 1 B
|
||||
X VCCIO1 45 0 2400 200 D 50 50 1 1 W
|
||||
X GNDIO 46 0 -2400 200 U 50 50 1 1 W
|
||||
X IO1_47 47 -1000 -1200 200 R 50 50 1 1 B
|
||||
X IO1_48 48 -1000 -1300 200 R 50 50 1 1 B
|
||||
X IO1_49 49 -1000 -1400 200 R 50 50 1 1 B
|
||||
X IO1_5 5 -1000 1800 200 R 50 50 1 1 B
|
||||
X IO1_50 50 -1000 -1500 200 R 50 50 1 1 B
|
||||
X IO1_51 51 -1000 -1600 200 R 50 50 1 1 B
|
||||
X IO2_52 52 1000 2000 200 L 50 50 1 1 B
|
||||
X IO2_53 53 1000 1900 200 L 50 50 1 1 B
|
||||
X IO2_54 54 1000 1800 200 L 50 50 1 1 B
|
||||
X IO2_55 55 1000 1700 200 L 50 50 1 1 B
|
||||
X IO2_56 56 1000 1600 200 L 50 50 1 1 B
|
||||
X IO2_57 57 1000 1500 200 L 50 50 1 1 B
|
||||
X IO2_58 58 1000 1400 200 L 50 50 1 1 B
|
||||
X VCCIO2 59 100 2400 200 D 50 50 1 1 W
|
||||
X IO1_6 6 -1000 1700 200 R 50 50 1 1 B
|
||||
X GNDIO 60 100 -2400 200 U 50 50 1 1 W
|
||||
X IO2_61 61 1000 1300 200 L 50 50 1 1 B
|
||||
X IO2_62/GCLK2 62 1000 1200 200 L 50 50 1 1 B C
|
||||
X VCCINT 63 -300 2400 200 D 50 50 1 1 W
|
||||
X IO2_64/GCLK3 64 1000 1100 200 L 50 50 1 1 B C
|
||||
X GNDINT 65 -300 -2400 200 U 50 50 1 1 W
|
||||
X IO2_66 66 1000 1000 200 L 50 50 1 1 B
|
||||
X IO2_67 67 1000 900 200 L 50 50 1 1 B
|
||||
X IO2_68 68 1000 800 200 L 50 50 1 1 B
|
||||
X IO2_69 69 1000 700 200 L 50 50 1 1 B
|
||||
X IO1_7 7 -1000 1600 200 R 50 50 1 1 B
|
||||
X IO2_70 70 1000 600 200 L 50 50 1 1 B
|
||||
X IO2_71 71 1000 500 200 L 50 50 1 1 B
|
||||
X IO2_72 72 1000 400 200 L 50 50 1 1 B
|
||||
X IO2_73 73 1000 300 200 L 50 50 1 1 B
|
||||
X IO2_74 74 1000 200 200 L 50 50 1 1 B
|
||||
X IO2_75 75 1000 100 200 L 50 50 1 1 B
|
||||
X IO2_76 76 1000 0 200 L 50 50 1 1 B
|
||||
X IO2_77 77 1000 -100 200 L 50 50 1 1 B
|
||||
X IO2_78 78 1000 -200 200 L 50 50 1 1 B
|
||||
X GNDIO 79 200 -2400 200 U 50 50 1 1 W
|
||||
X IO1_8 8 -1000 1500 200 R 50 50 1 1 B
|
||||
X VCCIO2 80 200 2400 200 D 50 50 1 1 W
|
||||
X IO2_81 81 1000 -300 200 L 50 50 1 1 B
|
||||
X IO2_82 82 1000 -400 200 L 50 50 1 1 B
|
||||
X IO2_83 83 1000 -500 200 L 50 50 1 1 B
|
||||
X IO2_84 84 1000 -600 200 L 50 50 1 1 B
|
||||
X IO2_85 85 1000 -700 200 L 50 50 1 1 B
|
||||
X IO2_86 86 1000 -800 200 L 50 50 1 1 B
|
||||
X IO2_87 87 1000 -900 200 L 50 50 1 1 B
|
||||
X IO2_88 88 1000 -1000 200 L 50 50 1 1 B
|
||||
X IO2_89 89 1000 -1100 200 L 50 50 1 1 B
|
||||
X VCCIO1 9 -200 2400 200 D 50 50 1 1 W
|
||||
X IO2_90 90 1000 -1200 200 L 50 50 1 1 B
|
||||
X IO2_91 91 1000 -1300 200 L 50 50 1 1 B
|
||||
X IO2_92 92 1000 -1400 200 L 50 50 1 1 B
|
||||
X GNDIO 93 300 -2400 200 U 50 50 1 1 W
|
||||
X VCCIO2 94 300 2400 200 D 50 50 1 1 W
|
||||
X IO2_95 95 1000 -1500 200 L 50 50 1 1 B
|
||||
X IO2_96 96 1000 -1600 200 L 50 50 1 1 B
|
||||
X IO2_97 97 1000 -1700 200 L 50 50 1 1 B
|
||||
X IO2_98 98 1000 -1800 200 L 50 50 1 1 B
|
||||
X IO2_99 99 1000 -1900 200 L 50 50 1 1 B
|
||||
ENDDRAW
|
||||
ENDDEF
|
||||
#
|
||||
# GW_RAM_SDRAM-16Mx16-TSOP2-54
|
||||
#
|
||||
DEF GW_RAM_SDRAM-16Mx16-TSOP2-54 U 0 40 Y Y 1 F N
|
||||
F0 "U" 0 1150 50 H V C CNN
|
||||
F1 "GW_RAM_SDRAM-16Mx16-TSOP2-54" 0 0 50 V V C CNN
|
||||
F2 "stdpads:Winbond_TSOPII-54" 0 -1650 50 H I C CIN
|
||||
F3 "" 0 -250 50 H I C CNN
|
||||
DRAW
|
||||
S -300 1100 300 -1400 0 1 10 f
|
||||
X VDD 1 -500 1000 200 R 50 50 1 1 W
|
||||
X DQ5 10 500 500 200 L 50 50 1 1 B
|
||||
X DQ6 11 500 400 200 L 50 50 1 1 B
|
||||
X VSSQ 12 -500 -1300 200 R 50 50 1 1 W N
|
||||
X DQ7 13 500 300 200 L 50 50 1 1 B
|
||||
X VDD 14 -500 1000 200 R 50 50 1 1 W N
|
||||
X DQML 15 500 -600 200 L 50 50 1 1 I
|
||||
X ~WE~ 16 500 -1100 200 L 50 50 1 1 I
|
||||
X ~CAS~ 17 500 -1200 200 L 50 50 1 1 I
|
||||
X ~RAS~ 18 500 -1300 200 L 50 50 1 1 I
|
||||
X ~CS~ 19 500 -1000 200 L 50 50 1 1 I
|
||||
X DQ0 2 500 1000 200 L 50 50 1 1 B
|
||||
X BA0 20 -500 -600 200 R 50 50 1 1 I
|
||||
X BA1 21 -500 -700 200 R 50 50 1 1 I
|
||||
X A10 22 -500 -300 200 R 50 50 1 1 I
|
||||
X A0 23 -500 700 200 R 50 50 1 1 I
|
||||
X A1 24 -500 600 200 R 50 50 1 1 I
|
||||
X A2 25 -500 500 200 R 50 50 1 1 I
|
||||
X A3 26 -500 400 200 R 50 50 1 1 I
|
||||
X VDD 27 -500 1000 200 R 50 50 1 1 W N
|
||||
X VSS 28 -500 -1200 200 R 50 50 1 1 W
|
||||
X A4 29 -500 300 200 R 50 50 1 1 I
|
||||
X VDDQ 3 -500 900 200 R 50 50 1 1 W
|
||||
X A5 30 -500 200 200 R 50 50 1 1 I
|
||||
X A6 31 -500 100 200 R 50 50 1 1 I
|
||||
X A7 32 -500 0 200 R 50 50 1 1 I
|
||||
X A8 33 -500 -100 200 R 50 50 1 1 I
|
||||
X A9 34 -500 -200 200 R 50 50 1 1 I
|
||||
X A11 35 -500 -400 200 R 50 50 1 1 I
|
||||
X A11 36 -500 -500 200 R 50 50 1 1 I
|
||||
X CKE 37 -500 -900 200 R 50 50 1 1 I
|
||||
X CLK 38 -500 -1000 200 R 50 50 1 1 I
|
||||
X DQMH 39 500 -700 200 L 50 50 1 1 I
|
||||
X DQ1 4 500 900 200 L 50 50 1 1 B
|
||||
X VSS 41 -500 -1200 200 R 50 50 1 1 W N
|
||||
X DQ8 42 500 200 200 L 50 50 1 1 B
|
||||
X VDDQ 43 -500 900 200 R 50 50 1 1 W N
|
||||
X DQ9 44 500 100 200 L 50 50 1 1 B
|
||||
X DQ10 45 500 0 200 L 50 50 1 1 B
|
||||
X VSSQ 46 -500 -1300 200 R 50 50 1 1 W N
|
||||
X DQ11 47 500 -100 200 L 50 50 1 1 B
|
||||
X DQ12 48 500 -200 200 L 50 50 1 1 B
|
||||
X VDDQ 49 -500 900 200 R 50 50 1 1 W N
|
||||
X DQ2 5 500 800 200 L 50 50 1 1 B
|
||||
X DQ13 50 500 -300 200 L 50 50 1 1 B
|
||||
X DQ14 51 500 -400 200 L 50 50 1 1 B
|
||||
X VSSQ 52 -500 -1300 200 R 50 50 1 1 W N
|
||||
X DQ15 53 500 -500 200 L 50 50 1 1 B
|
||||
X VSS 54 -500 -1200 200 R 50 50 1 1 W N
|
||||
X VSSQ 6 -500 -1300 200 R 50 50 1 1 W
|
||||
X DQ3 7 500 700 200 L 50 50 1 1 B
|
||||
X DQ4 8 500 600 200 L 50 50 1 1 B
|
||||
X VDDQ 9 -500 900 200 R 50 50 1 1 W N
|
||||
ENDDRAW
|
||||
ENDDEF
|
||||
#
|
||||
# Mechanical_MountingHole
|
||||
#
|
||||
DEF Mechanical_MountingHole H 0 40 Y Y 1 F N
|
||||
F0 "H" 0 200 50 H V C CNN
|
||||
F1 "Mechanical_MountingHole" 0 125 50 H V C CNN
|
||||
F2 "" 0 0 50 H I C CNN
|
||||
F3 "" 0 0 50 H I C CNN
|
||||
$FPLIST
|
||||
MountingHole*
|
||||
$ENDFPLIST
|
||||
DRAW
|
||||
C 0 0 50 0 1 50 N
|
||||
ENDDRAW
|
||||
ENDDEF
|
||||
#
|
||||
# Mechanical_MountingHole_Pad
|
||||
#
|
||||
DEF Mechanical_MountingHole_Pad H 0 40 N N 1 F N
|
||||
F0 "H" 0 250 50 H V C CNN
|
||||
F1 "Mechanical_MountingHole_Pad" 0 175 50 H V C CNN
|
||||
F2 "" 0 0 50 H I C CNN
|
||||
F3 "" 0 0 50 H I C CNN
|
||||
$FPLIST
|
||||
MountingHole*Pad*
|
||||
$ENDFPLIST
|
||||
DRAW
|
||||
C 0 50 50 0 1 50 N
|
||||
X 1 1 0 -100 100 U 50 50 1 1 I
|
||||
ENDDRAW
|
||||
ENDDEF
|
||||
#
|
||||
# Regulator_Linear_LD1117S33TR_SOT223
|
||||
#
|
||||
DEF Regulator_Linear_LD1117S33TR_SOT223 U 0 10 Y Y 1 F N
|
||||
F0 "U" -150 125 50 H V C CNN
|
||||
F1 "Regulator_Linear_LD1117S33TR_SOT223" 0 125 50 H V L CNN
|
||||
F2 "Package_TO_SOT_SMD:SOT-223-3_TabPin2" 0 200 50 H I C CNN
|
||||
F3 "" 100 -250 50 H I C CNN
|
||||
ALIAS AP1117-18 AP1117-25 AP1117-33 AP1117-50 LD1117S33TR_SOT223 LD1117S12TR_SOT223 LD1117S18TR_SOT223 LD1117S25TR_SOT223 LD1117S50TR_SOT223 NCP1117-12_SOT223 NCP1117-1.5_SOT223 NCP1117-1.8_SOT223 NCP1117-2.0_SOT223 NCP1117-2.5_SOT223 NCP1117-2.85_SOT223 NCP1117-3.3_SOT223 NCP1117-5.0_SOT223 AMS1117-1.5 AMS1117-1.8 AMS1117-2.5 AMS1117-2.85 AMS1117-3.3 AMS1117-5.0
|
||||
$FPLIST
|
||||
SOT?223*TabPin2*
|
||||
$ENDFPLIST
|
||||
DRAW
|
||||
S -200 -200 200 75 0 1 10 f
|
||||
X GND 1 0 -300 100 U 50 50 1 1 W
|
||||
X VO 2 300 0 100 L 50 50 1 1 w
|
||||
X VI 3 -300 0 100 R 50 50 1 1 W
|
||||
ENDDRAW
|
||||
ENDDEF
|
||||
#
|
||||
# power_+3V3
|
||||
#
|
||||
DEF power_+3V3 #PWR 0 0 Y Y 1 F P
|
||||
F0 "#PWR" 0 -150 50 H I C CNN
|
||||
F1 "power_+3V3" 0 140 50 H V C CNN
|
||||
F2 "" 0 0 50 H I C CNN
|
||||
F3 "" 0 0 50 H I C CNN
|
||||
ALIAS +3.3V
|
||||
DRAW
|
||||
P 2 0 1 0 -30 50 0 100 N
|
||||
P 2 0 1 0 0 0 0 100 N
|
||||
P 2 0 1 0 0 100 30 50 N
|
||||
X +3V3 1 0 0 0 U 50 50 1 1 W N
|
||||
ENDDRAW
|
||||
ENDDEF
|
||||
#
|
||||
# power_+5V
|
||||
#
|
||||
DEF power_+5V #PWR 0 0 Y Y 1 F P
|
||||
F0 "#PWR" 0 -150 50 H I C CNN
|
||||
F1 "power_+5V" 0 140 50 H V C CNN
|
||||
F2 "" 0 0 50 H I C CNN
|
||||
F3 "" 0 0 50 H I C CNN
|
||||
DRAW
|
||||
P 2 0 1 0 -30 50 0 100 N
|
||||
P 2 0 1 0 0 0 0 100 N
|
||||
P 2 0 1 0 0 100 30 50 N
|
||||
X +5V 1 0 0 0 U 50 50 1 1 W N
|
||||
ENDDRAW
|
||||
ENDDEF
|
||||
#
|
||||
# power_GND
|
||||
#
|
||||
DEF power_GND #PWR 0 0 Y Y 1 F P
|
||||
F0 "#PWR" 0 -250 50 H I C CNN
|
||||
F1 "power_GND" 0 -150 50 H V C CNN
|
||||
F2 "" 0 0 50 H I C CNN
|
||||
F3 "" 0 0 50 H I C CNN
|
||||
DRAW
|
||||
P 6 0 1 0 0 0 0 -50 50 -50 0 -100 -50 -50 0 -50 N
|
||||
X GND 1 0 0 0 D 50 50 1 1 W N
|
||||
ENDDRAW
|
||||
ENDDEF
|
||||
#
|
||||
#End Library
|
||||
BIN
RAM2GS.4201D-gerber.zip
Normal file
BIN
RAM2GS.4201D-gerber.zip
Normal file
Binary file not shown.
23507
RAM2GS.kicad_pcb
Normal file
23507
RAM2GS.kicad_pcb
Normal file
File diff suppressed because it is too large
Load Diff
274
RAM2GS.pro
Normal file
274
RAM2GS.pro
Normal file
|
|
@ -0,0 +1,274 @@
|
|||
update=Sunday, July 05, 2020 at 10:26:01 PM
|
||||
version=1
|
||||
last_client=kicad
|
||||
[general]
|
||||
version=1
|
||||
RootSch=
|
||||
BoardNm=
|
||||
[cvpcb]
|
||||
version=1
|
||||
NetIExt=net
|
||||
[eeschema]
|
||||
version=1
|
||||
LibDir=
|
||||
[eeschema/libraries]
|
||||
[schematic_editor]
|
||||
version=1
|
||||
PageLayoutDescrFile=
|
||||
PlotDirectoryName=
|
||||
SubpartIdSeparator=0
|
||||
SubpartFirstId=65
|
||||
NetFmtName=Pcbnew
|
||||
SpiceAjustPassiveValues=0
|
||||
LabSize=50
|
||||
ERC_TestSimilarLabels=1
|
||||
[pcbnew]
|
||||
version=1
|
||||
PageLayoutDescrFile=
|
||||
LastNetListRead=RAM2GS.net
|
||||
CopperLayerCount=4
|
||||
BoardThickness=1.6
|
||||
AllowMicroVias=0
|
||||
AllowBlindVias=0
|
||||
RequireCourtyardDefinitions=0
|
||||
ProhibitOverlappingCourtyards=1
|
||||
MinTrackWidth=0.15
|
||||
MinViaDiameter=0.5
|
||||
MinViaDrill=0.2
|
||||
MinMicroViaDiameter=0.2
|
||||
MinMicroViaDrill=0.09999999999999999
|
||||
MinHoleToHole=0.25
|
||||
TrackWidth1=0.15
|
||||
TrackWidth2=0.254
|
||||
TrackWidth3=0.3
|
||||
TrackWidth4=0.4
|
||||
TrackWidth5=0.45
|
||||
TrackWidth6=0.5
|
||||
TrackWidth7=0.508
|
||||
TrackWidth8=0.6
|
||||
TrackWidth9=0.762
|
||||
TrackWidth10=0.8
|
||||
TrackWidth11=0.85
|
||||
TrackWidth12=0.895
|
||||
TrackWidth13=0.9
|
||||
TrackWidth14=1
|
||||
TrackWidth15=1.2
|
||||
TrackWidth16=1.27
|
||||
TrackWidth17=1.524
|
||||
ViaDiameter1=0.5
|
||||
ViaDrill1=0.2
|
||||
ViaDiameter2=0.6
|
||||
ViaDrill2=0.3
|
||||
ViaDiameter3=0.762
|
||||
ViaDrill3=0.381
|
||||
ViaDiameter4=0.8
|
||||
ViaDrill4=0.4
|
||||
ViaDiameter5=1
|
||||
ViaDrill5=0.5
|
||||
ViaDiameter6=1.524
|
||||
ViaDrill6=0.762
|
||||
dPairWidth1=0.2
|
||||
dPairGap1=0.25
|
||||
dPairViaGap1=0.25
|
||||
SilkLineWidth=0.15
|
||||
SilkTextSizeV=1
|
||||
SilkTextSizeH=1
|
||||
SilkTextSizeThickness=0.15
|
||||
SilkTextItalic=0
|
||||
SilkTextUpright=1
|
||||
CopperLineWidth=0.2
|
||||
CopperTextSizeV=1.5
|
||||
CopperTextSizeH=1.5
|
||||
CopperTextThickness=0.3
|
||||
CopperTextItalic=0
|
||||
CopperTextUpright=1
|
||||
EdgeCutLineWidth=0.15
|
||||
CourtyardLineWidth=0.05
|
||||
OthersLineWidth=0.15
|
||||
OthersTextSizeV=1
|
||||
OthersTextSizeH=1
|
||||
OthersTextSizeThickness=0.15
|
||||
OthersTextItalic=0
|
||||
OthersTextUpright=1
|
||||
SolderMaskClearance=0.075
|
||||
SolderMaskMinWidth=0.09999999999999999
|
||||
SolderPasteClearance=-0.03809999999999999
|
||||
SolderPasteRatio=0
|
||||
[pcbnew/Layer.F.Cu]
|
||||
Name=F.Cu
|
||||
Type=0
|
||||
Enabled=1
|
||||
[pcbnew/Layer.In1.Cu]
|
||||
Name=In1.Cu
|
||||
Type=1
|
||||
Enabled=1
|
||||
[pcbnew/Layer.In2.Cu]
|
||||
Name=In2.Cu
|
||||
Type=1
|
||||
Enabled=1
|
||||
[pcbnew/Layer.In3.Cu]
|
||||
Name=In3.Cu
|
||||
Type=0
|
||||
Enabled=0
|
||||
[pcbnew/Layer.In4.Cu]
|
||||
Name=In4.Cu
|
||||
Type=0
|
||||
Enabled=0
|
||||
[pcbnew/Layer.In5.Cu]
|
||||
Name=In5.Cu
|
||||
Type=0
|
||||
Enabled=0
|
||||
[pcbnew/Layer.In6.Cu]
|
||||
Name=In6.Cu
|
||||
Type=0
|
||||
Enabled=0
|
||||
[pcbnew/Layer.In7.Cu]
|
||||
Name=In7.Cu
|
||||
Type=0
|
||||
Enabled=0
|
||||
[pcbnew/Layer.In8.Cu]
|
||||
Name=In8.Cu
|
||||
Type=0
|
||||
Enabled=0
|
||||
[pcbnew/Layer.In9.Cu]
|
||||
Name=In9.Cu
|
||||
Type=0
|
||||
Enabled=0
|
||||
[pcbnew/Layer.In10.Cu]
|
||||
Name=In10.Cu
|
||||
Type=0
|
||||
Enabled=0
|
||||
[pcbnew/Layer.In11.Cu]
|
||||
Name=In11.Cu
|
||||
Type=0
|
||||
Enabled=0
|
||||
[pcbnew/Layer.In12.Cu]
|
||||
Name=In12.Cu
|
||||
Type=0
|
||||
Enabled=0
|
||||
[pcbnew/Layer.In13.Cu]
|
||||
Name=In13.Cu
|
||||
Type=0
|
||||
Enabled=0
|
||||
[pcbnew/Layer.In14.Cu]
|
||||
Name=In14.Cu
|
||||
Type=0
|
||||
Enabled=0
|
||||
[pcbnew/Layer.In15.Cu]
|
||||
Name=In15.Cu
|
||||
Type=0
|
||||
Enabled=0
|
||||
[pcbnew/Layer.In16.Cu]
|
||||
Name=In16.Cu
|
||||
Type=0
|
||||
Enabled=0
|
||||
[pcbnew/Layer.In17.Cu]
|
||||
Name=In17.Cu
|
||||
Type=0
|
||||
Enabled=0
|
||||
[pcbnew/Layer.In18.Cu]
|
||||
Name=In18.Cu
|
||||
Type=0
|
||||
Enabled=0
|
||||
[pcbnew/Layer.In19.Cu]
|
||||
Name=In19.Cu
|
||||
Type=0
|
||||
Enabled=0
|
||||
[pcbnew/Layer.In20.Cu]
|
||||
Name=In20.Cu
|
||||
Type=0
|
||||
Enabled=0
|
||||
[pcbnew/Layer.In21.Cu]
|
||||
Name=In21.Cu
|
||||
Type=0
|
||||
Enabled=0
|
||||
[pcbnew/Layer.In22.Cu]
|
||||
Name=In22.Cu
|
||||
Type=0
|
||||
Enabled=0
|
||||
[pcbnew/Layer.In23.Cu]
|
||||
Name=In23.Cu
|
||||
Type=0
|
||||
Enabled=0
|
||||
[pcbnew/Layer.In24.Cu]
|
||||
Name=In24.Cu
|
||||
Type=0
|
||||
Enabled=0
|
||||
[pcbnew/Layer.In25.Cu]
|
||||
Name=In25.Cu
|
||||
Type=0
|
||||
Enabled=0
|
||||
[pcbnew/Layer.In26.Cu]
|
||||
Name=In26.Cu
|
||||
Type=0
|
||||
Enabled=0
|
||||
[pcbnew/Layer.In27.Cu]
|
||||
Name=In27.Cu
|
||||
Type=0
|
||||
Enabled=0
|
||||
[pcbnew/Layer.In28.Cu]
|
||||
Name=In28.Cu
|
||||
Type=0
|
||||
Enabled=0
|
||||
[pcbnew/Layer.In29.Cu]
|
||||
Name=In29.Cu
|
||||
Type=0
|
||||
Enabled=0
|
||||
[pcbnew/Layer.In30.Cu]
|
||||
Name=In30.Cu
|
||||
Type=0
|
||||
Enabled=0
|
||||
[pcbnew/Layer.B.Cu]
|
||||
Name=B.Cu
|
||||
Type=0
|
||||
Enabled=1
|
||||
[pcbnew/Layer.B.Adhes]
|
||||
Enabled=1
|
||||
[pcbnew/Layer.F.Adhes]
|
||||
Enabled=1
|
||||
[pcbnew/Layer.B.Paste]
|
||||
Enabled=1
|
||||
[pcbnew/Layer.F.Paste]
|
||||
Enabled=1
|
||||
[pcbnew/Layer.B.SilkS]
|
||||
Enabled=1
|
||||
[pcbnew/Layer.F.SilkS]
|
||||
Enabled=1
|
||||
[pcbnew/Layer.B.Mask]
|
||||
Enabled=1
|
||||
[pcbnew/Layer.F.Mask]
|
||||
Enabled=1
|
||||
[pcbnew/Layer.Dwgs.User]
|
||||
Enabled=1
|
||||
[pcbnew/Layer.Cmts.User]
|
||||
Enabled=1
|
||||
[pcbnew/Layer.Eco1.User]
|
||||
Enabled=1
|
||||
[pcbnew/Layer.Eco2.User]
|
||||
Enabled=1
|
||||
[pcbnew/Layer.Edge.Cuts]
|
||||
Enabled=1
|
||||
[pcbnew/Layer.Margin]
|
||||
Enabled=1
|
||||
[pcbnew/Layer.B.CrtYd]
|
||||
Enabled=1
|
||||
[pcbnew/Layer.F.CrtYd]
|
||||
Enabled=1
|
||||
[pcbnew/Layer.B.Fab]
|
||||
Enabled=1
|
||||
[pcbnew/Layer.F.Fab]
|
||||
Enabled=1
|
||||
[pcbnew/Layer.Rescue]
|
||||
Enabled=0
|
||||
[pcbnew/Netclasses]
|
||||
[pcbnew/Netclasses/Default]
|
||||
Name=Default
|
||||
Clearance=0.15
|
||||
TrackWidth=0.15
|
||||
ViaDiameter=0.5
|
||||
ViaDrill=0.2
|
||||
uViaDiameter=0.3
|
||||
uViaDrill=0.1
|
||||
dPairWidth=0.2
|
||||
dPairGap=0.25
|
||||
dPairViaGap=0.25
|
||||
27
cpld/RAM4GS.mif
Executable file
27
cpld/RAM4GS.mif
Executable file
|
|
@ -0,0 +1,27 @@
|
|||
-- Copyright (C) 1991-2013 Altera Corporation
|
||||
-- Your use of Altera Corporation's design tools, logic functions
|
||||
-- and other software and tools, and its AMPP partner logic
|
||||
-- functions, and any output files from any of the foregoing
|
||||
-- (including device programming or simulation files), and any
|
||||
-- associated documentation or information are expressly subject
|
||||
-- to the terms and conditions of the Altera Program License
|
||||
-- Subscription Agreement, Altera MegaCore Function License
|
||||
-- Agreement, or other applicable license agreement, including,
|
||||
-- without limitation, that your use is for the sole purpose of
|
||||
-- programming logic devices manufactured by Altera and sold by
|
||||
-- Altera or its authorized distributors. Please refer to the
|
||||
-- applicable agreement for further details.
|
||||
|
||||
-- Quartus II generated Memory Initialization File (.mif)
|
||||
|
||||
WIDTH=16;
|
||||
DEPTH=512;
|
||||
|
||||
ADDRESS_RADIX=HEX;
|
||||
DATA_RADIX=HEX;
|
||||
|
||||
CONTENT BEGIN
|
||||
[000..0FD] : 0000;
|
||||
0FE : 7FFF;
|
||||
[0FF..1FF] : FFFF;
|
||||
END;
|
||||
30
cpld/RAM4GS.qpf
Executable file
30
cpld/RAM4GS.qpf
Executable file
|
|
@ -0,0 +1,30 @@
|
|||
# -------------------------------------------------------------------------- #
|
||||
#
|
||||
# Copyright (C) 1991-2013 Altera Corporation
|
||||
# Your use of Altera Corporation's design tools, logic functions
|
||||
# and other software and tools, and its AMPP partner logic
|
||||
# functions, and any output files from any of the foregoing
|
||||
# (including device programming or simulation files), and any
|
||||
# associated documentation or information are expressly subject
|
||||
# to the terms and conditions of the Altera Program License
|
||||
# Subscription Agreement, Altera MegaCore Function License
|
||||
# Agreement, or other applicable license agreement, including,
|
||||
# without limitation, that your use is for the sole purpose of
|
||||
# programming logic devices manufactured by Altera and sold by
|
||||
# Altera or its authorized distributors. Please refer to the
|
||||
# applicable agreement for further details.
|
||||
#
|
||||
# -------------------------------------------------------------------------- #
|
||||
#
|
||||
# Quartus II 32-bit
|
||||
# Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
|
||||
# Date created = 21:16:34 March 08, 2020
|
||||
#
|
||||
# -------------------------------------------------------------------------- #
|
||||
|
||||
QUARTUS_VERSION = "13.0"
|
||||
DATE = "21:16:34 March 08, 2020"
|
||||
|
||||
# Revisions
|
||||
|
||||
PROJECT_REVISION = "RAM4GS"
|
||||
213
cpld/RAM4GS.qsf
Executable file
213
cpld/RAM4GS.qsf
Executable file
|
|
@ -0,0 +1,213 @@
|
|||
# -------------------------------------------------------------------------- #
|
||||
#
|
||||
# Copyright (C) 1991-2013 Altera Corporation
|
||||
# Your use of Altera Corporation's design tools, logic functions
|
||||
# and other software and tools, and its AMPP partner logic
|
||||
# functions, and any output files from any of the foregoing
|
||||
# (including device programming or simulation files), and any
|
||||
# associated documentation or information are expressly subject
|
||||
# to the terms and conditions of the Altera Program License
|
||||
# Subscription Agreement, Altera MegaCore Function License
|
||||
# Agreement, or other applicable license agreement, including,
|
||||
# without limitation, that your use is for the sole purpose of
|
||||
# programming logic devices manufactured by Altera and sold by
|
||||
# Altera or its authorized distributors. Please refer to the
|
||||
# applicable agreement for further details.
|
||||
#
|
||||
# -------------------------------------------------------------------------- #
|
||||
#
|
||||
# Quartus II 32-bit
|
||||
# Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
|
||||
# Date created = 21:16:34 March 08, 2020
|
||||
#
|
||||
# -------------------------------------------------------------------------- #
|
||||
#
|
||||
# Notes:
|
||||
#
|
||||
# 1) The default values for assignments are stored in the file:
|
||||
# RAM4GS_assignment_defaults.qdf
|
||||
# If this file doesn't exist, see file:
|
||||
# assignment_defaults.qdf
|
||||
#
|
||||
# 2) Altera recommends that you do not modify this file. This
|
||||
# file is updated automatically by the Quartus II software
|
||||
# and any changes you make may be lost or overwritten.
|
||||
#
|
||||
# -------------------------------------------------------------------------- #
|
||||
|
||||
|
||||
set_global_assignment -name FAMILY "MAX II"
|
||||
set_global_assignment -name DEVICE EPM240T100C5
|
||||
set_global_assignment -name TOP_LEVEL_ENTITY RAM4GS
|
||||
set_global_assignment -name ORIGINAL_QUARTUS_VERSION "13.0 SP1"
|
||||
set_global_assignment -name PROJECT_CREATION_TIME_DATE "21:16:34 MARCH 08, 2020"
|
||||
set_global_assignment -name LAST_QUARTUS_VERSION "13.0 SP1"
|
||||
set_global_assignment -name SDC_FILE constraints.sdc
|
||||
set_global_assignment -name VERILOG_FILE RAM4GS.v
|
||||
set_global_assignment -name PROJECT_OUTPUT_DIRECTORY output_files
|
||||
set_global_assignment -name MIN_CORE_JUNCTION_TEMP 0
|
||||
set_global_assignment -name MAX_CORE_JUNCTION_TEMP 85
|
||||
set_global_assignment -name DEVICE_FILTER_PACKAGE TQFP
|
||||
set_global_assignment -name DEVICE_FILTER_PIN_COUNT 100
|
||||
set_global_assignment -name DEVICE_FILTER_SPEED_GRADE 5
|
||||
set_global_assignment -name ERROR_CHECK_FREQUENCY_DIVISOR "-1"
|
||||
set_global_assignment -name MAXII_OPTIMIZATION_TECHNIQUE BALANCED
|
||||
set_global_assignment -name SYNTH_TIMING_DRIVEN_SYNTHESIS OFF
|
||||
set_global_assignment -name OPTIMIZE_HOLD_TIMING "IO PATHS AND MINIMUM TPD PATHS"
|
||||
set_global_assignment -name OPTIMIZE_MULTI_CORNER_TIMING ON
|
||||
set_global_assignment -name FITTER_EFFORT "STANDARD FIT"
|
||||
set_global_assignment -name ALLOW_POWER_UP_DONT_CARE OFF
|
||||
set_global_assignment -name FLOW_ENABLE_POWER_ANALYZER OFF
|
||||
set_global_assignment -name POWER_DEFAULT_INPUT_IO_TOGGLE_RATE "12.5 %"
|
||||
set_global_assignment -name STRATIX_DEVICE_IO_STANDARD "3.3-V LVTTL"
|
||||
set_global_assignment -name PHYSICAL_SYNTHESIS_COMBO_LOGIC OFF
|
||||
set_global_assignment -name PHYSICAL_SYNTHESIS_REGISTER_RETIMING OFF
|
||||
set_global_assignment -name PHYSICAL_SYNTHESIS_REGISTER_DUPLICATION OFF
|
||||
set_global_assignment -name PHYSICAL_SYNTHESIS_EFFORT NORMAL
|
||||
set_global_assignment -name TIMEQUEST_MULTICORNER_ANALYSIS OFF
|
||||
set_global_assignment -name SMART_RECOMPILE OFF
|
||||
set_global_assignment -name PLACEMENT_EFFORT_MULTIPLIER 10
|
||||
set_global_assignment -name ROUTER_EFFORT_MULTIPLIER 10
|
||||
set_global_assignment -name OPTIMIZE_IOC_REGISTER_PLACEMENT_FOR_TIMING "PACK ALL IO REGISTERS"
|
||||
set_global_assignment -name ENABLE_BUS_HOLD_CIRCUITRY ON
|
||||
set_global_assignment -name SAFE_STATE_MACHINE ON
|
||||
|
||||
|
||||
|
||||
set_location_assignment PIN_12 -to RCLK
|
||||
set_instance_assignment -name IO_STANDARD "3.3-V LVCMOS" -to RCLK
|
||||
|
||||
set_location_assignment PIN_52 -to PHI2
|
||||
set_instance_assignment -name IO_STANDARD "3.3-V LVCMOS" -to PHI2
|
||||
|
||||
set_location_assignment PIN_67 -to nCRAS
|
||||
set_instance_assignment -name IO_STANDARD "3.3-V LVCMOS" -to nCRAS
|
||||
|
||||
set_location_assignment PIN_53 -to nCCAS
|
||||
set_instance_assignment -name IO_STANDARD "3.3-V LVCMOS" -to nCCAS
|
||||
|
||||
set_location_assignment PIN_48 -to nFWE
|
||||
set_instance_assignment -name IO_STANDARD "3.3-V LVCMOS" -to nFWE
|
||||
|
||||
set_location_assignment PIN_49 -to MAin[0]
|
||||
set_location_assignment PIN_51 -to MAin[1]
|
||||
set_location_assignment PIN_50 -to MAin[2]
|
||||
set_location_assignment PIN_71 -to MAin[3]
|
||||
set_location_assignment PIN_70 -to MAin[4]
|
||||
set_location_assignment PIN_69 -to MAin[5]
|
||||
set_location_assignment PIN_72 -to MAin[6]
|
||||
set_location_assignment PIN_68 -to MAin[7]
|
||||
set_location_assignment PIN_73 -to MAin[8]
|
||||
set_location_assignment PIN_74 -to MAin[9]
|
||||
set_instance_assignment -name IO_STANDARD "3.3-V LVCMOS" -to MAin
|
||||
|
||||
set_location_assignment PIN_54 -to CROW[0]
|
||||
set_location_assignment PIN_55 -to CROW[1]
|
||||
set_instance_assignment -name IO_STANDARD "3.3-V LVCMOS" -to CROW
|
||||
|
||||
set_location_assignment PIN_35 -to Din[2]
|
||||
set_location_assignment PIN_36 -to Din[1]
|
||||
set_location_assignment PIN_37 -to Din[3]
|
||||
set_location_assignment PIN_38 -to Din[5]
|
||||
set_location_assignment PIN_39 -to Din[4]
|
||||
set_location_assignment PIN_40 -to Din[7]
|
||||
set_location_assignment PIN_41 -to Din[6]
|
||||
set_location_assignment PIN_42 -to Din[0]
|
||||
set_instance_assignment -name IO_STANDARD "3.3-V LVCMOS" -to Din
|
||||
|
||||
set_location_assignment PIN_33 -to Dout[0]
|
||||
set_location_assignment PIN_57 -to Dout[1]
|
||||
set_location_assignment PIN_56 -to Dout[2]
|
||||
set_location_assignment PIN_47 -to Dout[3]
|
||||
set_location_assignment PIN_44 -to Dout[4]
|
||||
set_location_assignment PIN_28 -to Dout[5]
|
||||
set_location_assignment PIN_34 -to Dout[6]
|
||||
set_location_assignment PIN_43 -to Dout[7]
|
||||
set_instance_assignment -name IO_STANDARD "3.3-V LVCMOS" -to Dout
|
||||
|
||||
set_location_assignment PIN_8 -to RCKE
|
||||
set_instance_assignment -name IO_STANDARD "3.3-V LVCMOS" -to RCKE
|
||||
|
||||
set_location_assignment PIN_3 -to nRCS
|
||||
set_instance_assignment -name IO_STANDARD "3.3-V LVCMOS" -to nRCS
|
||||
|
||||
set_location_assignment PIN_100 -to nRWE
|
||||
set_instance_assignment -name IO_STANDARD "3.3-V LVCMOS" -to nRWE
|
||||
|
||||
set_location_assignment PIN_6 -to nRRAS
|
||||
set_instance_assignment -name IO_STANDARD "3.3-V LVCMOS" -to nRRAS
|
||||
|
||||
set_location_assignment PIN_4 -to nRCAS
|
||||
set_instance_assignment -name IO_STANDARD "3.3-V LVCMOS" -to nRCAS
|
||||
|
||||
set_location_assignment PIN_5 -to RBA[0]
|
||||
set_location_assignment PIN_14 -to RBA[1]
|
||||
set_instance_assignment -name IO_STANDARD "3.3-V LVCMOS" -to RBA
|
||||
|
||||
set_location_assignment PIN_18 -to RA[0]
|
||||
set_location_assignment PIN_20 -to RA[1]
|
||||
set_location_assignment PIN_30 -to RA[2]
|
||||
set_location_assignment PIN_27 -to RA[3]
|
||||
set_location_assignment PIN_26 -to RA[4]
|
||||
set_location_assignment PIN_29 -to RA[5]
|
||||
set_location_assignment PIN_21 -to RA[6]
|
||||
set_location_assignment PIN_19 -to RA[7]
|
||||
set_location_assignment PIN_17 -to RA[8]
|
||||
set_location_assignment PIN_15 -to RA[9]
|
||||
set_location_assignment PIN_16 -to RA[10]
|
||||
set_location_assignment PIN_7 -to RA[11]
|
||||
set_instance_assignment -name IO_STANDARD "3.3-V LVCMOS" -to RA
|
||||
|
||||
set_location_assignment PIN_2 -to RDQMH
|
||||
set_instance_assignment -name IO_STANDARD "3.3-V LVCMOS" -to RDQMH
|
||||
|
||||
set_location_assignment PIN_98 -to RDQML
|
||||
set_instance_assignment -name IO_STANDARD "3.3-V LVCMOS" -to RDQML
|
||||
|
||||
set_location_assignment PIN_96 -to RD[0]
|
||||
set_location_assignment PIN_90 -to RD[1]
|
||||
set_location_assignment PIN_89 -to RD[2]
|
||||
set_location_assignment PIN_99 -to RD[3]
|
||||
set_location_assignment PIN_92 -to RD[4]
|
||||
set_location_assignment PIN_91 -to RD[5]
|
||||
set_location_assignment PIN_95 -to RD[6]
|
||||
set_location_assignment PIN_97 -to RD[7]
|
||||
set_instance_assignment -name IO_STANDARD "3.3-V LVCMOS" -to RD
|
||||
|
||||
set_global_assignment -name MIF_FILE RAM4GS.mif
|
||||
set_instance_assignment -name PAD_TO_CORE_DELAY 0 -to nCRAS
|
||||
set_instance_assignment -name PAD_TO_CORE_DELAY 0 -to nCCAS
|
||||
set_instance_assignment -name PAD_TO_CORE_DELAY 1 -to nFWE
|
||||
set_instance_assignment -name PAD_TO_CORE_DELAY 0 -to MAin
|
||||
set_instance_assignment -name PAD_TO_CORE_DELAY 1 -to CROW
|
||||
set_instance_assignment -name PAD_TO_CORE_DELAY 1 -to Din
|
||||
set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to Dout
|
||||
set_instance_assignment -name SLOW_SLEW_RATE OFF -to Dout
|
||||
set_instance_assignment -name CURRENT_STRENGTH_NEW "MINIMUM CURRENT" -to RCKE
|
||||
set_instance_assignment -name SLOW_SLEW_RATE OFF -to RCKE
|
||||
set_instance_assignment -name FAST_OUTPUT_REGISTER ON -to RCKE
|
||||
set_instance_assignment -name CURRENT_STRENGTH_NEW "MINIMUM CURRENT" -to nRCS
|
||||
set_instance_assignment -name SLOW_SLEW_RATE OFF -to nRCS
|
||||
set_instance_assignment -name FAST_OUTPUT_REGISTER ON -to nRCS
|
||||
set_instance_assignment -name CURRENT_STRENGTH_NEW "MINIMUM CURRENT" -to nRWE
|
||||
set_instance_assignment -name SLOW_SLEW_RATE OFF -to nRWE
|
||||
set_instance_assignment -name FAST_OUTPUT_REGISTER ON -to nRWE
|
||||
set_instance_assignment -name CURRENT_STRENGTH_NEW "MINIMUM CURRENT" -to nRRAS
|
||||
set_instance_assignment -name SLOW_SLEW_RATE OFF -to nRRAS
|
||||
set_instance_assignment -name FAST_OUTPUT_REGISTER ON -to nRRAS
|
||||
set_instance_assignment -name CURRENT_STRENGTH_NEW "MINIMUM CURRENT" -to nRCAS
|
||||
set_instance_assignment -name SLOW_SLEW_RATE OFF -to nRCAS
|
||||
set_instance_assignment -name FAST_OUTPUT_REGISTER ON -to nRCAS
|
||||
set_instance_assignment -name CURRENT_STRENGTH_NEW "MINIMUM CURRENT" -to RBA
|
||||
set_instance_assignment -name SLOW_SLEW_RATE OFF -to RBA
|
||||
set_instance_assignment -name FAST_OUTPUT_REGISTER ON -to RBA
|
||||
set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to RA
|
||||
set_instance_assignment -name SLOW_SLEW_RATE OFF -to RA
|
||||
set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to RDQMH
|
||||
set_instance_assignment -name SLOW_SLEW_RATE OFF -to RDQMH
|
||||
set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to RDQML
|
||||
set_instance_assignment -name SLOW_SLEW_RATE OFF -to RDQML
|
||||
set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to RD
|
||||
set_instance_assignment -name SLOW_SLEW_RATE ON -to RD
|
||||
set_instance_assignment -name PAD_TO_CORE_DELAY 0 -to RD
|
||||
set_global_assignment -name QIP_FILE UFM.qip
|
||||
BIN
cpld/RAM4GS.qws
Executable file
BIN
cpld/RAM4GS.qws
Executable file
Binary file not shown.
436
cpld/RAM4GS.v
Executable file
436
cpld/RAM4GS.v
Executable file
|
|
@ -0,0 +1,436 @@
|
|||
module RAM4GS(PHI2, MAin, CROW, Din, Dout,
|
||||
nCCAS, nCRAS, nFWE,
|
||||
RBA, RA, RD, nRCS, RCLK, RCKE,
|
||||
nRWE, nRRAS, nRCAS, RDQMH, RDQML);
|
||||
|
||||
/* 65816 Phase 2 Clock */
|
||||
input PHI2;
|
||||
|
||||
/* Async. DRAM Control Inputs */
|
||||
input nCCAS, nCRAS;
|
||||
|
||||
/* Synchronized PHI2 and DRAM signals */
|
||||
reg PHI2r, PHI2r2, PHI2r3;
|
||||
reg RASr, RASr2, RASr3;
|
||||
reg CASr, CASr2, CASr3;
|
||||
reg FWEr;
|
||||
reg CBR;
|
||||
|
||||
/* 65816 Data */
|
||||
input [7:0] Din;
|
||||
output [7:0] Dout = RD[7:0];
|
||||
|
||||
/* Latched 65816 Bank Address */
|
||||
reg [7:0] Bank;
|
||||
|
||||
/* Async. DRAM Address Bus */
|
||||
input [1:0] CROW;
|
||||
input [9:0] MAin;
|
||||
input nFWE;
|
||||
reg n8MEGEN = 0;
|
||||
reg XOR8MEG = 0;
|
||||
|
||||
/* SDRAM Clock */
|
||||
input RCLK;
|
||||
|
||||
/* SDRAM */
|
||||
reg RCKEEN;
|
||||
output reg RCKE = 0;
|
||||
output reg nRCS = 1, nRRAS = 1, nRCAS = 1, nRWE = 1;
|
||||
output reg [1:0] RBA;
|
||||
reg nRowColSel;
|
||||
reg RA11;
|
||||
reg RA10;
|
||||
reg [9:0] RowA;
|
||||
output [11:0] RA;
|
||||
assign RA[11] = RA11;
|
||||
assign RA[10] = RA10;
|
||||
assign RA[9:0] = ~nRowColSel ? RowA[9:0] : MAin[9:0];
|
||||
output RDQML = ~nRowColSel ? 1'b1 : ~MAin[9];
|
||||
output RDQMH = ~nRowColSel ? 1'b1 : MAin[9];
|
||||
reg [7:0] WRD;
|
||||
inout [7:0] RD = (~nCCAS & ~nFWE) ? WRD[7:0] : 8'bZ;
|
||||
|
||||
/* UFM Interface */
|
||||
reg UFMD = 0; // UFM data register bit 15
|
||||
reg ARCLK = 0; // UFM address register clock
|
||||
// UFM address register data input tied to 0
|
||||
reg ARShift = 0; // 1 to Shift UFM address in, 0 to increment
|
||||
reg DRCLK = 0; // UFM data register clock
|
||||
reg DRDIn = 0; // UFM data register input
|
||||
reg DRShift = 0; // 1 to shift UFM out, 0 to load from current address
|
||||
reg UFMErase = 0; // Rising edge starts erase. UFM+RTP must not be busy
|
||||
reg UFMProgram = 0; // Rising edge starts program. UFM+RTP must not be busy
|
||||
reg UFMOscEN = 0; // UFM oscillator enable
|
||||
wire UFMBusy; // 1 if UFM is doing user operation. Asynchronous
|
||||
wire RTPBusy; // 1 if real-time programming in progress. Asynchronous
|
||||
wire DRDOut; // UFM data output
|
||||
// UFM oscillator always enabled
|
||||
wire UFMOsc; // UFM oscillator output (3.3-5.5 MHz)
|
||||
UFM UFM_inst ( // UFM IP block (for Altera MAX II and MAX V)
|
||||
.arclk (ARCLK),
|
||||
.ardin (1'b0),
|
||||
.arshft (ARShift),
|
||||
.drclk (DRCLK),
|
||||
.drdin (DRDIn),
|
||||
.drshft (DRShift),
|
||||
.erase (UFMErase),
|
||||
.oscena (UFMOscEN),
|
||||
.program (UFMProgram),
|
||||
.busy (UFMBusy),
|
||||
.drdout (DRDOut),
|
||||
.osc (UFMOsc),
|
||||
.rtpbusy (RTPBusy));
|
||||
reg UFMBusyReg = 0; // UFMBusy registered to sync with RCLK
|
||||
reg RTPBusyReg = 0; // RTPBusy registered to sync with RCLK
|
||||
|
||||
/* UFM State */
|
||||
reg UFMInitDone = 0; // 1 if UFM initialization finished
|
||||
reg UFMReqErase = 0; // 1 if UFM requires erase
|
||||
|
||||
/* UFM Command Interface */
|
||||
reg C1Submitted = 0;
|
||||
reg ADSubmitted = 0;
|
||||
reg CmdEnable = 0;
|
||||
reg CmdSubmitted = 0;
|
||||
reg Cmdn8MEGEN = 0;
|
||||
reg CmdDRCLK = 0;
|
||||
reg CmdDRDIn = 0;
|
||||
reg CmdUFMErase = 0; // Set by user command. Programs UFM
|
||||
reg CmdUFMPrgm = 0; // Set by user command. Erases UFM
|
||||
wire ADWR = Bank[7:0]==8'hFB & MAin[7:0]==8'hFF & ~nFWE;
|
||||
wire C1WR = Bank[7:0]==8'hFB & MAin[7:0]==8'hFE & ~nFWE;
|
||||
wire CMDWR = Bank[7:0]==8'hFB & MAin[7:0]==8'hFD & ~nFWE;
|
||||
|
||||
/* State Counters */
|
||||
reg InitReady = 0; // 1 if ready for init sequence
|
||||
reg Ready = 0; // 1 if done with init sequence
|
||||
reg [1:0] S = 0; // post-RAS State counter
|
||||
reg [17:0] FS = 0; // Fast init state counter
|
||||
reg [3:0] IS = 0; // Init state counter
|
||||
reg WriteDone;
|
||||
|
||||
/* Synchronize PHI2, RAS, CAS */
|
||||
always @(posedge RCLK) begin
|
||||
PHI2r <= PHI2; PHI2r2 <= PHI2r; PHI2r3 <= PHI2r2;
|
||||
RASr <= ~nCRAS; RASr2 <= RASr; RASr3 <= RASr2;
|
||||
CASr <= ~nCCAS; CASr2 <= CASr; CASr3 <= CASr2;
|
||||
end
|
||||
|
||||
/* Latch 65816 bank when PHI2 rises */
|
||||
always @(posedge PHI2) begin
|
||||
if (Ready) RA11 <= (Din[6] & ~n8MEGEN) ^ XOR8MEG; // Set RA11
|
||||
else RA11 <= 1'b0; // Reserved in mode register
|
||||
Bank[7:0] <= Din[7:0]; // Latch bank
|
||||
end
|
||||
|
||||
/* Latch bank address, row address, WE, and CAS when RAS falls */
|
||||
always @(negedge nCRAS) begin
|
||||
if (Ready) begin
|
||||
RBA[1:0] <= CROW[1:0];
|
||||
RowA[9:0] <= MAin[9:0];
|
||||
end else begin
|
||||
RBA[1:0] <= 2'b00; // Reserved in mode register
|
||||
RowA[9] <= 1'b1; // "1" for single write mode
|
||||
RowA[8] <= 1'b0; // Reserved
|
||||
RowA[7] <= 1'b0; // "0" for not test mode
|
||||
RowA[6:4] <= 3'b010; // "2" for CAS latency 2
|
||||
RowA[3] <= 1'b0; // "0" for sequential burst (not used)
|
||||
RowA[2:0] <= 3'b000; // "0" for burst length 1 (no burst)
|
||||
end
|
||||
FWEr <= ~nFWE;
|
||||
CBR <= ~nCCAS;
|
||||
end
|
||||
|
||||
/* Latch write data when CAS falls */
|
||||
always @(negedge nCCAS) begin
|
||||
WRD[7:0] <= Din[7:0];
|
||||
end
|
||||
|
||||
/* State counter from RAS */
|
||||
always @(posedge RCLK) begin
|
||||
if (~RASr2) S <= 0;
|
||||
else if (S==2'h3) S <= 2'h3;
|
||||
else S <= S+1;
|
||||
end
|
||||
/* Init state counter */
|
||||
always @(posedge RCLK) begin
|
||||
// Wait ~4.178ms (at 62.5 MHz) before starting init sequence
|
||||
FS <= FS+1;
|
||||
if (FS[17:10] == 8'hFF) InitReady <= 1'b1;
|
||||
end
|
||||
|
||||
/* SDRAM CKE */
|
||||
always @(posedge RCLK) begin
|
||||
// Only 1 LUT4 allowed for this function!
|
||||
RCKE <= ((RASr | RASr2) & RCKEEN) | (~RASr2 & RASr3);
|
||||
end
|
||||
|
||||
/* SDRAM command */
|
||||
always @(posedge RCLK) begin
|
||||
if (Ready) begin
|
||||
if (S==0) begin
|
||||
if (RASr2) begin
|
||||
if (CBR) begin
|
||||
// AREF
|
||||
nRCS <= 1'b0;
|
||||
nRRAS <= 1'b0;
|
||||
nRCAS <= 1'b0;
|
||||
nRWE <= 1'b1;
|
||||
RA10 <= 1'b1; // RA10 is don't care
|
||||
end else begin
|
||||
// ACT
|
||||
nRCS <= 1'b0;
|
||||
nRRAS <= 1'b0;
|
||||
nRCAS <= 1'b1;
|
||||
nRWE <= 1'b1;
|
||||
RA10 <= 1'b1; // Bank RA10 consistently "1"
|
||||
end
|
||||
// Enable clock only for reads
|
||||
RCKEEN <= ~CBR & ~FWEr;
|
||||
end else if (RCKE) begin
|
||||
// PCall
|
||||
nRCS <= 1'b0;
|
||||
nRRAS <= 1'b0;
|
||||
nRCAS <= 1'b1;
|
||||
nRWE <= 1'b0;
|
||||
RA10 <= 1'b1; // "all"
|
||||
RCKEEN <= 1'b1;
|
||||
end else begin
|
||||
// NOP
|
||||
nRCS <= 1'b1;
|
||||
nRRAS <= 1'b1;
|
||||
nRCAS <= 1'b1;
|
||||
nRWE <= 1'b1;
|
||||
RA10 <= 1'b1; // RA10 is don't care
|
||||
RCKEEN <= 1'b1;
|
||||
end
|
||||
nRowColSel <= 1'b0; // Select registered row addres
|
||||
end else if (S==1) begin
|
||||
// NOP
|
||||
nRCS <= 1'b1;
|
||||
nRRAS <= 1'b1;
|
||||
nRCAS <= 1'b1;
|
||||
nRWE <= 1'b1;
|
||||
RA10 <= 1'b1; // RA10 is don't care
|
||||
nRowColSel <= 1'b1; // Select asynchronous column address
|
||||
RCKEEN <= ~CBR; // Disable clock if refresh cycle
|
||||
end else if (S==2) begin
|
||||
if (~FWEr & ~CBR) begin
|
||||
// RD
|
||||
nRCS <= 1'b0;
|
||||
nRRAS <= 1'b1;
|
||||
nRCAS <= 1'b0;
|
||||
nRWE <= 1'b1;
|
||||
RA10 <= 1'b1; // Auto-precharge
|
||||
end else begin
|
||||
// NOP
|
||||
nRCS <= 1'b1;
|
||||
nRRAS <= 1'b1;
|
||||
nRCAS <= 1'b1;
|
||||
nRWE <= 1'b1;
|
||||
RA10 <= 1'b1; // RA10 is don't care
|
||||
end
|
||||
nRowColSel <= 1'b1; // Select asynchronous column address
|
||||
RCKEEN <= ~CBR & FWEr; // Enable clock only for writes
|
||||
end else if (S==3) begin
|
||||
if (CASr2 & ~CASr3 & ~CBR & FWEr) begin
|
||||
// WR
|
||||
nRCS <= 1'b0;
|
||||
nRRAS <= 1'b1;
|
||||
nRCAS <= 1'b0;
|
||||
nRWE <= 1'b0;
|
||||
RA10 <= 1'b1; // Auto-precharge
|
||||
end else begin
|
||||
// NOP
|
||||
nRCS <= 1'b1;
|
||||
nRRAS <= 1'b1;
|
||||
nRCAS <= 1'b1;
|
||||
nRWE <= 1'b1;
|
||||
RA10 <= 1'b1; // RA10 is don't care
|
||||
end
|
||||
nRowColSel <= ~(~FWEr | CASr3 | CBR);
|
||||
RCKEEN <= ~(~FWEr | CASr2 | CBR);
|
||||
end
|
||||
end else if (InitReady) begin
|
||||
if (S==0 & RASr2) begin
|
||||
if (IS==0) begin
|
||||
// NOP
|
||||
nRCS <= 1'b1;
|
||||
nRRAS <= 1'b1;
|
||||
nRCAS <= 1'b1;
|
||||
nRWE <= 1'b1;
|
||||
RA10 <= 1'b1; // RA10 is don't care
|
||||
end else if (IS==1) begin
|
||||
// PC all
|
||||
nRCS <= 1'b0;
|
||||
nRRAS <= 1'b0;
|
||||
nRCAS <= 1'b1;
|
||||
nRWE <= 1'b0;
|
||||
RA10 <= 1'b1; // "all"
|
||||
end else if (IS==9) begin
|
||||
// Load mode register
|
||||
nRCS <= 1'b0;
|
||||
nRRAS <= 1'b0;
|
||||
nRCAS <= 1'b0;
|
||||
nRWE <= 1'b0;
|
||||
RA10 <= 1'b0; // Reserved in mode register
|
||||
end else begin
|
||||
// AREF
|
||||
nRCS <= 1'b0;
|
||||
nRRAS <= 1'b0;
|
||||
nRCAS <= 1'b0;
|
||||
nRWE <= 1'b1;
|
||||
RA10 <= 1'b1; // RA10 is don't care
|
||||
end
|
||||
IS <= IS+1;
|
||||
end else begin
|
||||
// NOP
|
||||
nRCS <= 1'b1;
|
||||
nRRAS <= 1'b1;
|
||||
nRCAS <= 1'b1;
|
||||
nRWE <= 1'b1;
|
||||
RA10 <= 1'b1; // RA10 is don't care
|
||||
end
|
||||
if (S==3 & ~RASr2 & IS==15) Ready <= 1'b1;
|
||||
nRowColSel <= 1'b0; // Select registered row address
|
||||
RCKEEN <= 1'b1;
|
||||
end else begin
|
||||
// NOP
|
||||
nRCS <= 1'b1;
|
||||
nRRAS <= 1'b1;
|
||||
nRCAS <= 1'b1;
|
||||
nRWE <= 1'b1;
|
||||
RA10 <= 1'b1; // RA10 is don't care
|
||||
nRowColSel <= 1'b0; // Select registered row address
|
||||
RCKEEN <= 1'b0;
|
||||
end
|
||||
end
|
||||
|
||||
/* Submit command when PHI2 falls */
|
||||
always @(negedge PHI2) begin
|
||||
// Magic number check
|
||||
if (C1WR & Din[7:0]==8'hC1) begin // "C1" magic number
|
||||
if (ADSubmitted) begin
|
||||
CmdEnable <= 1'b1;
|
||||
UFMOscEN <= 1'b1;
|
||||
end
|
||||
C1Submitted <= 1'b1;
|
||||
ADSubmitted <= 1'b0;
|
||||
end else if (ADWR & Din[7:0]==8'hAD) begin // "AD" magic number
|
||||
if (C1Submitted) begin
|
||||
CmdEnable <= 1'b1;
|
||||
UFMOscEN <= 1'b1;
|
||||
end
|
||||
ADSubmitted <= 1'b1;
|
||||
C1Submitted <= 1'b0;
|
||||
end else if (C1WR | ADWR) begin // wrong magic number submitted
|
||||
CmdEnable <= 1'b0;
|
||||
C1Submitted <= 1'b0;
|
||||
ADSubmitted <= 1'b0;
|
||||
end else if (CMDWR) CmdEnable <= 1'b0;
|
||||
|
||||
// Submit command
|
||||
if (CMDWR & CmdEnable) begin
|
||||
if (Din[7:4]==4'h0) begin
|
||||
XOR8MEG <= Din[0];
|
||||
end else if (Din[7:4]==4'h1) begin
|
||||
Cmdn8MEGEN <= ~Din[0];
|
||||
CmdSubmitted <= 1'b1;
|
||||
end else if (Din[7:4]==4'h2) begin
|
||||
Cmdn8MEGEN <= n8MEGEN;
|
||||
CmdUFMErase <= Din[3];
|
||||
CmdUFMPrgm <= Din[2];
|
||||
CmdDRCLK <= Din[1];
|
||||
CmdDRDIn <= Din[0];
|
||||
CmdSubmitted <= 1'b1;
|
||||
end
|
||||
end
|
||||
end
|
||||
|
||||
/* UFM Control */
|
||||
always @(posedge RCLK) begin
|
||||
if (~Ready) begin
|
||||
if (~UFMInitDone & FS[17:16]==2'b00) begin
|
||||
// Shift 0 into address register
|
||||
ARCLK <= FS[3]; // Clock address register
|
||||
ARShift <= 1'b1; // Shift 0 into address register
|
||||
DRCLK <= 1'b0; // Don't clock data register
|
||||
DRDIn <= 1'b0; // DRDIn is don't care
|
||||
DRShift <= 1'b0; // DRShift is don't care
|
||||
end else if (~UFMInitDone & FS[17:16]==2'b01 & FS[7:4]==4'h0) begin
|
||||
// Parallel transfer UFM data to shift register
|
||||
ARCLK <= 1'b0; // Don't clock address register
|
||||
ARShift <= 1'b0; // ARShift is don't care
|
||||
DRCLK <= FS[3]; // Clock data register
|
||||
DRDIn <= 1'b0; // DRDIn is don't care
|
||||
DRShift <= 1'b0; // Parallel transfer to data register
|
||||
end else if (~UFMInitDone & FS[17:16]==2'b01 & FS[7:4]==4'h4) begin
|
||||
// Shift UFM
|
||||
ARCLK <= 1'b0; // Don't clock address register
|
||||
ARShift <= 1'b0; // ARShift is don't care
|
||||
DRCLK <= FS[3]; // Clock data register
|
||||
DRDIn <= 1'b0; // DRDIn is don't care
|
||||
DRShift <= 1'b1; // Shift data register
|
||||
// Capture bit 15 of this UFM word in UFMD register
|
||||
if (FS[3:0]==4'h7) UFMD <= DRDOut;
|
||||
end else if (~UFMInitDone & FS[17:16]==2'b01 & FS[7:4]==4'h5) begin
|
||||
// Check saved capacity entry
|
||||
if (UFMD) UFMInitDone <= 1'b1; // If erased, quit iterating
|
||||
else begin // If valid setting here
|
||||
n8MEGEN <= ~DRDOut; // Set capacity setting
|
||||
// If last byte in sector, mark need to erase
|
||||
if (FS[15:8]==8'hFF) begin
|
||||
UFMReqErase <= 1'b1; // Mark need to wrap around
|
||||
UFMInitDone <= 1'b1; // Quit iterating
|
||||
end
|
||||
end
|
||||
end else if (~UFMInitDone & FS[17:16]==2'b01 & FS[7:4]==4'h6) begin
|
||||
// Increment UFM address
|
||||
ARCLK <= FS[3]; // Clock address register
|
||||
ARShift <= 1'b0; // Increment UFM address
|
||||
DRCLK <= 1'b0; // Don't clock data register
|
||||
DRDIn <= 1'b0; // DRDIn is don't care
|
||||
DRShift <= 1'b0; // DRShift is don't care
|
||||
end else if (FS[17:16]==2'b10 & UFMReqErase) begin
|
||||
// Shift 0 into address register
|
||||
ARCLK <= FS[3]; // Clock address register
|
||||
ARShift <= 1'b1; // Shift 0 into address register
|
||||
DRCLK <= 1'b0; // Don't clock data register
|
||||
DRDIn <= 1'b0; // DRDIn is don't care
|
||||
DRShift <= 1'b0; // DRShift is don't care
|
||||
end else begin
|
||||
// Don't do anything with UFM
|
||||
ARCLK <= 1'b0; // Don't clock address register
|
||||
ARShift <= 1'b0; // ARShift is don't care
|
||||
DRCLK <= 1'b0; // Don't clock data register
|
||||
DRDIn <= 1'b0; // DRDIn is don't care
|
||||
DRShift <= 1'b0; // DRShift is don't care
|
||||
end
|
||||
|
||||
// Don't erase or program UFM during initialization
|
||||
UFMErase <= 1'b0;
|
||||
UFMProgram <= 1'b0;
|
||||
end else begin
|
||||
// Can only shift UFM data register now
|
||||
ARCLK <= 1'b0;
|
||||
ARShift <= 1'b0;
|
||||
DRShift <= 1'b1;
|
||||
|
||||
// Set user command signals after PHI2 falls
|
||||
if (~PHI2r2 & PHI2r3 & CmdSubmitted) begin
|
||||
n8MEGEN <= Cmdn8MEGEN;
|
||||
DRCLK <= CmdDRCLK;
|
||||
DRDIn <= CmdDRDIn;
|
||||
end
|
||||
|
||||
// UFM programming sequence
|
||||
if (CmdUFMPrgm | CmdUFMErase) begin
|
||||
if (~UFMBusyReg & ~RTPBusyReg) begin
|
||||
if (UFMReqErase | CmdUFMErase) UFMErase <= 1'b1;
|
||||
else if (CmdUFMPrgm) UFMProgram <= 1'b1;
|
||||
end else if (UFMBusyReg) UFMReqErase <= 1'b0;
|
||||
end
|
||||
end
|
||||
end
|
||||
endmodule
|
||||
3
cpld/UFM.qip
Executable file
3
cpld/UFM.qip
Executable file
|
|
@ -0,0 +1,3 @@
|
|||
set_global_assignment -name IP_TOOL_NAME "ALTUFM_NONE"
|
||||
set_global_assignment -name IP_TOOL_VERSION "13.0"
|
||||
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) "UFM.v"]
|
||||
268
cpld/UFM.v
Executable file
268
cpld/UFM.v
Executable file
|
|
@ -0,0 +1,268 @@
|
|||
// megafunction wizard: %ALTUFM_NONE%
|
||||
// GENERATION: STANDARD
|
||||
// VERSION: WM1.0
|
||||
// MODULE: ALTUFM_NONE
|
||||
|
||||
// ============================================================
|
||||
// File Name: UFM.v
|
||||
// Megafunction Name(s):
|
||||
// ALTUFM_NONE
|
||||
//
|
||||
// Simulation Library Files(s):
|
||||
// maxii
|
||||
// ============================================================
|
||||
// ************************************************************
|
||||
// THIS IS A WIZARD-GENERATED FILE. DO NOT EDIT THIS FILE!
|
||||
//
|
||||
// 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition
|
||||
// ************************************************************
|
||||
|
||||
|
||||
//Copyright (C) 1991-2013 Altera Corporation
|
||||
//Your use of Altera Corporation's design tools, logic functions
|
||||
//and other software and tools, and its AMPP partner logic
|
||||
//functions, and any output files from any of the foregoing
|
||||
//(including device programming or simulation files), and any
|
||||
//associated documentation or information are expressly subject
|
||||
//to the terms and conditions of the Altera Program License
|
||||
//Subscription Agreement, Altera MegaCore Function License
|
||||
//Agreement, or other applicable license agreement, including,
|
||||
//without limitation, that your use is for the sole purpose of
|
||||
//programming logic devices manufactured by Altera and sold by
|
||||
//Altera or its authorized distributors. Please refer to the
|
||||
//applicable agreement for further details.
|
||||
|
||||
|
||||
//altufm_none CBX_AUTO_BLACKBOX="ALL" DEVICE_FAMILY="MAX II" ERASE_TIME=500000000 LPM_FILE="RAM4GS.mif" OSC_FREQUENCY=180000 PORT_ARCLKENA="PORT_UNUSED" PORT_DRCLKENA="PORT_UNUSED" PROGRAM_TIME=1600000 WIDTH_UFM_ADDRESS=9 arclk ardin arshft busy drclk drdin drdout drshft erase osc oscena program rtpbusy
|
||||
//VERSION_BEGIN 13.0 cbx_a_gray2bin 2013:06:12:18:03:39:SJ cbx_a_graycounter 2013:06:12:18:03:39:SJ cbx_altufm_none 2013:06:12:18:03:40:SJ cbx_cycloneii 2013:06:12:18:03:40:SJ cbx_lpm_add_sub 2013:06:12:18:03:40:SJ cbx_lpm_compare 2013:06:12:18:03:40:SJ cbx_lpm_counter 2013:06:12:18:03:40:SJ cbx_lpm_decode 2013:06:12:18:03:40:SJ cbx_lpm_mux 2013:06:12:18:03:40:SJ cbx_maxii 2013:06:12:18:03:40:SJ cbx_mgl 2013:06:12:18:04:42:SJ cbx_stratix 2013:06:12:18:03:40:SJ cbx_stratixii 2013:06:12:18:03:40:SJ cbx_util_mgl 2013:06:12:18:03:40:SJ VERSION_END
|
||||
// synthesis VERILOG_INPUT_VERSION VERILOG_2001
|
||||
// altera message_off 10463
|
||||
|
||||
|
||||
//synthesis_resources = maxii_ufm 1
|
||||
//synopsys translate_off
|
||||
`timescale 1 ps / 1 ps
|
||||
//synopsys translate_on
|
||||
module UFM_altufm_none_1br
|
||||
(
|
||||
arclk,
|
||||
ardin,
|
||||
arshft,
|
||||
busy,
|
||||
drclk,
|
||||
drdin,
|
||||
drdout,
|
||||
drshft,
|
||||
erase,
|
||||
osc,
|
||||
oscena,
|
||||
program,
|
||||
rtpbusy) ;
|
||||
input arclk;
|
||||
input ardin;
|
||||
input arshft;
|
||||
output busy;
|
||||
input drclk;
|
||||
input drdin;
|
||||
output drdout;
|
||||
input drshft;
|
||||
input erase;
|
||||
output osc;
|
||||
input oscena;
|
||||
input program;
|
||||
output rtpbusy;
|
||||
|
||||
wire wire_maxii_ufm_block1_bgpbusy;
|
||||
wire wire_maxii_ufm_block1_busy;
|
||||
wire wire_maxii_ufm_block1_drdout;
|
||||
wire wire_maxii_ufm_block1_osc;
|
||||
wire ufm_arclk;
|
||||
wire ufm_ardin;
|
||||
wire ufm_arshft;
|
||||
wire ufm_bgpbusy;
|
||||
wire ufm_busy;
|
||||
wire ufm_drclk;
|
||||
wire ufm_drdin;
|
||||
wire ufm_drdout;
|
||||
wire ufm_drshft;
|
||||
wire ufm_erase;
|
||||
wire ufm_osc;
|
||||
wire ufm_oscena;
|
||||
wire ufm_program;
|
||||
|
||||
maxii_ufm maxii_ufm_block1
|
||||
(
|
||||
.arclk(ufm_arclk),
|
||||
.ardin(ufm_ardin),
|
||||
.arshft(ufm_arshft),
|
||||
.bgpbusy(wire_maxii_ufm_block1_bgpbusy),
|
||||
.busy(wire_maxii_ufm_block1_busy),
|
||||
.drclk(ufm_drclk),
|
||||
.drdin(ufm_drdin),
|
||||
.drdout(wire_maxii_ufm_block1_drdout),
|
||||
.drshft(ufm_drshft),
|
||||
.erase(ufm_erase),
|
||||
.osc(wire_maxii_ufm_block1_osc),
|
||||
.oscena(ufm_oscena),
|
||||
.program(ufm_program)
|
||||
// synopsys translate_off
|
||||
,
|
||||
.ctrl_bgpbusy(1'b0),
|
||||
.devclrn(1'b1),
|
||||
.devpor(1'b1),
|
||||
.sbdin(1'b0),
|
||||
.sbdout()
|
||||
// synopsys translate_on
|
||||
);
|
||||
defparam
|
||||
maxii_ufm_block1.address_width = 9,
|
||||
maxii_ufm_block1.erase_time = 500000000,
|
||||
maxii_ufm_block1.init_file = "RAM4GS.mif",
|
||||
maxii_ufm_block1.mem1 = 512'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
|
||||
maxii_ufm_block1.mem10 = 512'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
|
||||
maxii_ufm_block1.mem11 = 512'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
|
||||
maxii_ufm_block1.mem12 = 512'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
|
||||
maxii_ufm_block1.mem13 = 512'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
|
||||
maxii_ufm_block1.mem14 = 512'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
|
||||
maxii_ufm_block1.mem15 = 512'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
|
||||
maxii_ufm_block1.mem16 = 512'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
|
||||
maxii_ufm_block1.mem2 = 512'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
|
||||
maxii_ufm_block1.mem3 = 512'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
|
||||
maxii_ufm_block1.mem4 = 512'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
|
||||
maxii_ufm_block1.mem5 = 512'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
|
||||
maxii_ufm_block1.mem6 = 512'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
|
||||
maxii_ufm_block1.mem7 = 512'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
|
||||
maxii_ufm_block1.mem8 = 512'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
|
||||
maxii_ufm_block1.mem9 = 512'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
|
||||
maxii_ufm_block1.osc_sim_setting = 180000,
|
||||
maxii_ufm_block1.program_time = 1600000,
|
||||
maxii_ufm_block1.lpm_type = "maxii_ufm";
|
||||
assign
|
||||
busy = ufm_busy,
|
||||
drdout = ufm_drdout,
|
||||
osc = ufm_osc,
|
||||
rtpbusy = ufm_bgpbusy,
|
||||
ufm_arclk = arclk,
|
||||
ufm_ardin = ardin,
|
||||
ufm_arshft = arshft,
|
||||
ufm_bgpbusy = wire_maxii_ufm_block1_bgpbusy,
|
||||
ufm_busy = wire_maxii_ufm_block1_busy,
|
||||
ufm_drclk = drclk,
|
||||
ufm_drdin = drdin,
|
||||
ufm_drdout = wire_maxii_ufm_block1_drdout,
|
||||
ufm_drshft = drshft,
|
||||
ufm_erase = erase,
|
||||
ufm_osc = wire_maxii_ufm_block1_osc,
|
||||
ufm_oscena = oscena,
|
||||
ufm_program = program;
|
||||
endmodule //UFM_altufm_none_1br
|
||||
//VALID FILE
|
||||
|
||||
|
||||
// synopsys translate_off
|
||||
`timescale 1 ps / 1 ps
|
||||
// synopsys translate_on
|
||||
module UFM (
|
||||
arclk,
|
||||
ardin,
|
||||
arshft,
|
||||
drclk,
|
||||
drdin,
|
||||
drshft,
|
||||
erase,
|
||||
oscena,
|
||||
program,
|
||||
busy,
|
||||
drdout,
|
||||
osc,
|
||||
rtpbusy);
|
||||
|
||||
input arclk;
|
||||
input ardin;
|
||||
input arshft;
|
||||
input drclk;
|
||||
input drdin;
|
||||
input drshft;
|
||||
input erase;
|
||||
input oscena;
|
||||
input program;
|
||||
output busy;
|
||||
output drdout;
|
||||
output osc;
|
||||
output rtpbusy;
|
||||
|
||||
wire sub_wire0;
|
||||
wire sub_wire1;
|
||||
wire sub_wire2;
|
||||
wire sub_wire3;
|
||||
wire osc = sub_wire0;
|
||||
wire rtpbusy = sub_wire1;
|
||||
wire drdout = sub_wire2;
|
||||
wire busy = sub_wire3;
|
||||
|
||||
UFM_altufm_none_1br UFM_altufm_none_1br_component (
|
||||
.arshft (arshft),
|
||||
.drclk (drclk),
|
||||
.erase (erase),
|
||||
.program (program),
|
||||
.arclk (arclk),
|
||||
.drdin (drdin),
|
||||
.oscena (oscena),
|
||||
.ardin (ardin),
|
||||
.drshft (drshft),
|
||||
.osc (sub_wire0),
|
||||
.rtpbusy (sub_wire1),
|
||||
.drdout (sub_wire2),
|
||||
.busy (sub_wire3));
|
||||
|
||||
endmodule
|
||||
|
||||
// ============================================================
|
||||
// CNX file retrieval info
|
||||
// ============================================================
|
||||
// Retrieval info: LIBRARY: altera_mf altera_mf.altera_mf_components.all
|
||||
// Retrieval info: PRIVATE: INTENDED_DEVICE_FAMILY STRING "MAX II"
|
||||
// Retrieval info: CONSTANT: ERASE_TIME NUMERIC "500000000"
|
||||
// Retrieval info: CONSTANT: INTENDED_DEVICE_FAMILY STRING "MAX II"
|
||||
// Retrieval info: CONSTANT: LPM_FILE STRING "RAM4GS.mif"
|
||||
// Retrieval info: CONSTANT: LPM_HINT STRING "UNUSED"
|
||||
// Retrieval info: CONSTANT: LPM_TYPE STRING "altufm_none"
|
||||
// Retrieval info: CONSTANT: OSC_FREQUENCY NUMERIC "180000"
|
||||
// Retrieval info: CONSTANT: PORT_ARCLKENA STRING "PORT_UNUSED"
|
||||
// Retrieval info: CONSTANT: PORT_DRCLKENA STRING "PORT_UNUSED"
|
||||
// Retrieval info: CONSTANT: PROGRAM_TIME NUMERIC "1600000"
|
||||
// Retrieval info: CONSTANT: WIDTH_UFM_ADDRESS NUMERIC "9"
|
||||
// Retrieval info: USED_PORT: arclk 0 0 0 0 INPUT NODEFVAL "arclk"
|
||||
// Retrieval info: CONNECT: @arclk 0 0 0 0 arclk 0 0 0 0
|
||||
// Retrieval info: USED_PORT: ardin 0 0 0 0 INPUT NODEFVAL "ardin"
|
||||
// Retrieval info: CONNECT: @ardin 0 0 0 0 ardin 0 0 0 0
|
||||
// Retrieval info: USED_PORT: arshft 0 0 0 0 INPUT NODEFVAL "arshft"
|
||||
// Retrieval info: CONNECT: @arshft 0 0 0 0 arshft 0 0 0 0
|
||||
// Retrieval info: USED_PORT: busy 0 0 0 0 OUTPUT NODEFVAL "busy"
|
||||
// Retrieval info: CONNECT: busy 0 0 0 0 @busy 0 0 0 0
|
||||
// Retrieval info: USED_PORT: drclk 0 0 0 0 INPUT NODEFVAL "drclk"
|
||||
// Retrieval info: CONNECT: @drclk 0 0 0 0 drclk 0 0 0 0
|
||||
// Retrieval info: USED_PORT: drdin 0 0 0 0 INPUT NODEFVAL "drdin"
|
||||
// Retrieval info: CONNECT: @drdin 0 0 0 0 drdin 0 0 0 0
|
||||
// Retrieval info: USED_PORT: drdout 0 0 0 0 OUTPUT NODEFVAL "drdout"
|
||||
// Retrieval info: CONNECT: drdout 0 0 0 0 @drdout 0 0 0 0
|
||||
// Retrieval info: USED_PORT: drshft 0 0 0 0 INPUT NODEFVAL "drshft"
|
||||
// Retrieval info: CONNECT: @drshft 0 0 0 0 drshft 0 0 0 0
|
||||
// Retrieval info: USED_PORT: erase 0 0 0 0 INPUT NODEFVAL "erase"
|
||||
// Retrieval info: CONNECT: @erase 0 0 0 0 erase 0 0 0 0
|
||||
// Retrieval info: USED_PORT: osc 0 0 0 0 OUTPUT NODEFVAL "osc"
|
||||
// Retrieval info: CONNECT: osc 0 0 0 0 @osc 0 0 0 0
|
||||
// Retrieval info: USED_PORT: oscena 0 0 0 0 INPUT NODEFVAL "oscena"
|
||||
// Retrieval info: CONNECT: @oscena 0 0 0 0 oscena 0 0 0 0
|
||||
// Retrieval info: USED_PORT: program 0 0 0 0 INPUT NODEFVAL "program"
|
||||
// Retrieval info: CONNECT: @program 0 0 0 0 program 0 0 0 0
|
||||
// Retrieval info: USED_PORT: rtpbusy 0 0 0 0 OUTPUT NODEFVAL "rtpbusy"
|
||||
// Retrieval info: CONNECT: rtpbusy 0 0 0 0 @rtpbusy 0 0 0 0
|
||||
// Retrieval info: GEN_FILE: TYPE_NORMAL UFM.v TRUE FALSE
|
||||
// Retrieval info: GEN_FILE: TYPE_NORMAL UFM.qip TRUE FALSE
|
||||
// Retrieval info: GEN_FILE: TYPE_NORMAL UFM.bsf FALSE TRUE
|
||||
// Retrieval info: GEN_FILE: TYPE_NORMAL UFM_inst.v FALSE TRUE
|
||||
// Retrieval info: GEN_FILE: TYPE_NORMAL UFM_bb.v FALSE TRUE
|
||||
// Retrieval info: GEN_FILE: TYPE_NORMAL UFM.inc FALSE TRUE
|
||||
// Retrieval info: GEN_FILE: TYPE_NORMAL UFM.cmp FALSE TRUE
|
||||
// Retrieval info: LIB_FILE: maxii
|
||||
0
cpld/constraints.sdc
Executable file
0
cpld/constraints.sdc
Executable file
114
cpld/output_files/RAM4GS.asm.rpt
Executable file
114
cpld/output_files/RAM4GS.asm.rpt
Executable file
|
|
@ -0,0 +1,114 @@
|
|||
Assembler report for RAM4GS
|
||||
Thu Jul 23 02:20:55 2020
|
||||
Quartus II 32-bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
|
||||
|
||||
|
||||
---------------------
|
||||
; Table of Contents ;
|
||||
---------------------
|
||||
1. Legal Notice
|
||||
2. Assembler Summary
|
||||
3. Assembler Settings
|
||||
4. Assembler Generated Files
|
||||
5. Assembler Device Options: /Repos/RAM4GS/cpld/output_files/RAM4GS.pof
|
||||
6. Assembler Messages
|
||||
|
||||
|
||||
|
||||
----------------
|
||||
; Legal Notice ;
|
||||
----------------
|
||||
Copyright (C) 1991-2013 Altera Corporation
|
||||
Your use of Altera Corporation's design tools, logic functions
|
||||
and other software and tools, and its AMPP partner logic
|
||||
functions, and any output files from any of the foregoing
|
||||
(including device programming or simulation files), and any
|
||||
associated documentation or information are expressly subject
|
||||
to the terms and conditions of the Altera Program License
|
||||
Subscription Agreement, Altera MegaCore Function License
|
||||
Agreement, or other applicable license agreement, including,
|
||||
without limitation, that your use is for the sole purpose of
|
||||
programming logic devices manufactured by Altera and sold by
|
||||
Altera or its authorized distributors. Please refer to the
|
||||
applicable agreement for further details.
|
||||
|
||||
|
||||
|
||||
+---------------------------------------------------------------+
|
||||
; Assembler Summary ;
|
||||
+-----------------------+---------------------------------------+
|
||||
; Assembler Status ; Successful - Thu Jul 23 02:20:55 2020 ;
|
||||
; Revision Name ; RAM4GS ;
|
||||
; Top-level Entity Name ; RAM4GS ;
|
||||
; Family ; MAX II ;
|
||||
; Device ; EPM240T100C5 ;
|
||||
+-----------------------+---------------------------------------+
|
||||
|
||||
|
||||
+---------------------------------------------------------------------------------------------------------+
|
||||
; Assembler Settings ;
|
||||
+-----------------------------------------------------------------------------+-----------+---------------+
|
||||
; Option ; Setting ; Default Value ;
|
||||
+-----------------------------------------------------------------------------+-----------+---------------+
|
||||
; Use smart compilation ; Off ; Off ;
|
||||
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On ; On ;
|
||||
; Enable compact report table ; Off ; Off ;
|
||||
; Compression mode ; Off ; Off ;
|
||||
; Clock source for configuration device ; Internal ; Internal ;
|
||||
; Clock frequency of the configuration device ; 10 MHZ ; 10 MHz ;
|
||||
; Divide clock frequency by ; 1 ; 1 ;
|
||||
; Auto user code ; On ; On ;
|
||||
; Security bit ; Off ; Off ;
|
||||
; Use configuration device ; On ; On ;
|
||||
; Configuration device ; Auto ; Auto ;
|
||||
; Configuration device auto user code ; Off ; Off ;
|
||||
; Generate Tabular Text File (.ttf) For Target Device ; Off ; Off ;
|
||||
; Generate Raw Binary File (.rbf) For Target Device ; Off ; Off ;
|
||||
; Generate Hexadecimal (Intel-Format) Output File (.hexout) for Target Device ; Off ; Off ;
|
||||
; Hexadecimal Output File start address ; 0 ; 0 ;
|
||||
; Hexadecimal Output File count direction ; Up ; Up ;
|
||||
; Generate Serial Vector Format File (.svf) for Target Device ; Off ; Off ;
|
||||
; Generate a JEDEC STAPL Format File (.jam) for Target Device ; Off ; Off ;
|
||||
; Generate a compressed Jam STAPL Byte Code 2.0 File (.jbc) for Target Device ; Off ; Off ;
|
||||
; Generate a compressed Jam STAPL Byte Code 2.0 File (.jbc) for Target Device ; On ; On ;
|
||||
; In-System Programming Default Clamp State ; Tri-state ; Tri-state ;
|
||||
+-----------------------------------------------------------------------------+-----------+---------------+
|
||||
|
||||
|
||||
+--------------------------------------------+
|
||||
; Assembler Generated Files ;
|
||||
+--------------------------------------------+
|
||||
; File Name ;
|
||||
+--------------------------------------------+
|
||||
; /Repos/RAM4GS/cpld/output_files/RAM4GS.pof ;
|
||||
+--------------------------------------------+
|
||||
|
||||
|
||||
+----------------------------------------------------------------------+
|
||||
; Assembler Device Options: /Repos/RAM4GS/cpld/output_files/RAM4GS.pof ;
|
||||
+----------------+-----------------------------------------------------+
|
||||
; Option ; Setting ;
|
||||
+----------------+-----------------------------------------------------+
|
||||
; Device ; EPM240T100C5 ;
|
||||
; JTAG usercode ; 0x00173F26 ;
|
||||
; Checksum ; 0x0017428E ;
|
||||
+----------------+-----------------------------------------------------+
|
||||
|
||||
|
||||
+--------------------+
|
||||
; Assembler Messages ;
|
||||
+--------------------+
|
||||
Info: *******************************************************************
|
||||
Info: Running Quartus II 32-bit Assembler
|
||||
Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
|
||||
Info: Processing started: Thu Jul 23 02:20:53 2020
|
||||
Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off RAM4GS -c RAM4GS
|
||||
Info (115031): Writing out detailed assembly data for power analysis
|
||||
Info (115030): Assembler is generating device programming files
|
||||
Info: Quartus II 32-bit Assembler was successful. 0 errors, 0 warnings
|
||||
Info: Peak virtual memory: 296 megabytes
|
||||
Info: Processing ended: Thu Jul 23 02:20:55 2020
|
||||
Info: Elapsed time: 00:00:02
|
||||
Info: Total CPU time (on all processors): 00:00:02
|
||||
|
||||
|
||||
13
cpld/output_files/RAM4GS.cdf
Executable file
13
cpld/output_files/RAM4GS.cdf
Executable file
|
|
@ -0,0 +1,13 @@
|
|||
/* Quartus II 32-bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition */
|
||||
JedecChain;
|
||||
FileRevision(JESD32A);
|
||||
DefaultMfr(6E);
|
||||
|
||||
P ActionCode(Cfg)
|
||||
Device PartName(EPM240T100) Path("Z:/Repos/RAM4GS/cpld/output_files/") File("RAM4GS.pof") MfrSpec(OpMask(3) SEC_Device(EPM240T100) Child_OpMask(2 3 3));
|
||||
|
||||
ChainEnd;
|
||||
|
||||
AlteraBegin;
|
||||
ChainType(JTAG);
|
||||
AlteraEnd;
|
||||
1
cpld/output_files/RAM4GS.done
Executable file
1
cpld/output_files/RAM4GS.done
Executable file
|
|
@ -0,0 +1 @@
|
|||
Thu Jul 23 02:21:03 2020
|
||||
993
cpld/output_files/RAM4GS.fit.rpt
Executable file
993
cpld/output_files/RAM4GS.fit.rpt
Executable file
|
|
@ -0,0 +1,993 @@
|
|||
Fitter report for RAM4GS
|
||||
Thu Jul 23 02:20:50 2020
|
||||
Quartus II 32-bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
|
||||
|
||||
|
||||
---------------------
|
||||
; Table of Contents ;
|
||||
---------------------
|
||||
1. Legal Notice
|
||||
2. Fitter Summary
|
||||
3. Fitter Settings
|
||||
4. Parallel Compilation
|
||||
5. Pin-Out File
|
||||
6. Fitter Resource Usage Summary
|
||||
7. Input Pins
|
||||
8. Output Pins
|
||||
9. Bidir Pins
|
||||
10. I/O Bank Usage
|
||||
11. All Package Pins
|
||||
12. Output Pin Default Load For Reported TCO
|
||||
13. Fitter Resource Utilization by Entity
|
||||
14. Delay Chain Summary
|
||||
15. Control Signals
|
||||
16. Global & Other Fast Signals
|
||||
17. Non-Global High Fan-Out Signals
|
||||
18. Other Routing Usage Summary
|
||||
19. LAB Logic Elements
|
||||
20. LAB-wide Signals
|
||||
21. LAB Signals Sourced
|
||||
22. LAB Signals Sourced Out
|
||||
23. LAB Distinct Inputs
|
||||
24. Fitter Device Options
|
||||
25. Estimated Delay Added for Hold Timing Summary
|
||||
26. Estimated Delay Added for Hold Timing Details
|
||||
27. Fitter Messages
|
||||
28. Fitter Suppressed Messages
|
||||
|
||||
|
||||
|
||||
----------------
|
||||
; Legal Notice ;
|
||||
----------------
|
||||
Copyright (C) 1991-2013 Altera Corporation
|
||||
Your use of Altera Corporation's design tools, logic functions
|
||||
and other software and tools, and its AMPP partner logic
|
||||
functions, and any output files from any of the foregoing
|
||||
(including device programming or simulation files), and any
|
||||
associated documentation or information are expressly subject
|
||||
to the terms and conditions of the Altera Program License
|
||||
Subscription Agreement, Altera MegaCore Function License
|
||||
Agreement, or other applicable license agreement, including,
|
||||
without limitation, that your use is for the sole purpose of
|
||||
programming logic devices manufactured by Altera and sold by
|
||||
Altera or its authorized distributors. Please refer to the
|
||||
applicable agreement for further details.
|
||||
|
||||
|
||||
|
||||
+-----------------------------------------------------------------------------+
|
||||
; Fitter Summary ;
|
||||
+---------------------------+-------------------------------------------------+
|
||||
; Fitter Status ; Successful - Thu Jul 23 02:20:50 2020 ;
|
||||
; Quartus II 32-bit Version ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition ;
|
||||
; Revision Name ; RAM4GS ;
|
||||
; Top-level Entity Name ; RAM4GS ;
|
||||
; Family ; MAX II ;
|
||||
; Device ; EPM240T100C5 ;
|
||||
; Timing Models ; Final ;
|
||||
; Total logic elements ; 170 / 240 ( 71 % ) ;
|
||||
; Total pins ; 62 / 80 ( 78 % ) ;
|
||||
; Total virtual pins ; 0 ;
|
||||
; UFM blocks ; 1 / 1 ( 100 % ) ;
|
||||
+---------------------------+-------------------------------------------------+
|
||||
|
||||
|
||||
+----------------------------------------------------------------------------------------------------------------------------------------------+
|
||||
; Fitter Settings ;
|
||||
+----------------------------------------------------------------------------+--------------------------------+--------------------------------+
|
||||
; Option ; Setting ; Default Value ;
|
||||
+----------------------------------------------------------------------------+--------------------------------+--------------------------------+
|
||||
; Device ; EPM240T100C5 ; ;
|
||||
; Minimum Core Junction Temperature ; 0 ; ;
|
||||
; Maximum Core Junction Temperature ; 85 ; ;
|
||||
; Placement Effort Multiplier ; 10 ; 1.0 ;
|
||||
; Router Effort Multiplier ; 10 ; 1.0 ;
|
||||
; Fit Attempts to Skip ; 0 ; 0.0 ;
|
||||
; Device I/O Standard ; 3.3-V LVTTL ; ;
|
||||
; Optimize Multi-Corner Timing ; On ; Off ;
|
||||
; Optimize IOC Register Placement for Timing ; Pack All IO Registers ; Normal ;
|
||||
; Enable Bus-Hold Circuitry ; On ; Off ;
|
||||
; Fitter Effort ; Standard Fit ; Auto Fit ;
|
||||
; Use smart compilation ; Off ; Off ;
|
||||
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On ; On ;
|
||||
; Enable compact report table ; Off ; Off ;
|
||||
; Router Timing Optimization Level ; Normal ; Normal ;
|
||||
; Always Enable Input Buffers ; Off ; Off ;
|
||||
; Optimize Hold Timing ; IO Paths and Minimum TPD Paths ; IO Paths and Minimum TPD Paths ;
|
||||
; Guarantee I/O Paths Have Zero Hold Time at Fast Corner ; On ; On ;
|
||||
; PowerPlay Power Optimization ; Normal compilation ; Normal compilation ;
|
||||
; Optimize Timing ; Normal compilation ; Normal compilation ;
|
||||
; Optimize Timing for ECOs ; Off ; Off ;
|
||||
; Regenerate full fit report during ECO compiles ; Off ; Off ;
|
||||
; Limit to One Fitting Attempt ; Off ; Off ;
|
||||
; Final Placement Optimizations ; Automatically ; Automatically ;
|
||||
; Fitter Aggressive Routability Optimizations ; Automatically ; Automatically ;
|
||||
; Fitter Initial Placement Seed ; 1 ; 1 ;
|
||||
; Slow Slew Rate ; Off ; Off ;
|
||||
; PCI I/O ; Off ; Off ;
|
||||
; Weak Pull-Up Resistor ; Off ; Off ;
|
||||
; Auto Delay Chains ; On ; On ;
|
||||
; Auto Delay Chains for High Fanout Input Pins ; Off ; Off ;
|
||||
; Perform Physical Synthesis for Combinational Logic for Performance ; Off ; Off ;
|
||||
; Perform Register Duplication for Performance ; Off ; Off ;
|
||||
; Perform Register Retiming for Performance ; Off ; Off ;
|
||||
; Perform Asynchronous Signal Pipelining ; Off ; Off ;
|
||||
; Physical Synthesis Effort Level ; Normal ; Normal ;
|
||||
; Logic Cell Insertion - Logic Duplication ; Auto ; Auto ;
|
||||
; Auto Register Duplication ; Auto ; Auto ;
|
||||
; Auto Global Clock ; On ; On ;
|
||||
; Auto Global Register Control Signals ; On ; On ;
|
||||
; Force Fitter to Avoid Periphery Placement Warnings ; Off ; Off ;
|
||||
+----------------------------------------------------------------------------+--------------------------------+--------------------------------+
|
||||
|
||||
|
||||
+------------------------------------------+
|
||||
; Parallel Compilation ;
|
||||
+----------------------------+-------------+
|
||||
; Processors ; Number ;
|
||||
+----------------------------+-------------+
|
||||
; Number detected on machine ; 2 ;
|
||||
; Maximum allowed ; 2 ;
|
||||
; ; ;
|
||||
; Average used ; 1.33 ;
|
||||
; Maximum used ; 2 ;
|
||||
; ; ;
|
||||
; Usage by Processor ; % Time Used ;
|
||||
; Processor 1 ; 100.0% ;
|
||||
; Processor 2 ; 33.3% ;
|
||||
+----------------------------+-------------+
|
||||
|
||||
|
||||
+--------------+
|
||||
; Pin-Out File ;
|
||||
+--------------+
|
||||
The pin-out file can be found in /Repos/RAM4GS/cpld/output_files/RAM4GS.pin.
|
||||
|
||||
|
||||
+------------------------------------------------------------------+
|
||||
; Fitter Resource Usage Summary ;
|
||||
+---------------------------------------------+--------------------+
|
||||
; Resource ; Usage ;
|
||||
+---------------------------------------------+--------------------+
|
||||
; Total logic elements ; 170 / 240 ( 71 % ) ;
|
||||
; -- Combinational with no register ; 74 ;
|
||||
; -- Register only ; 21 ;
|
||||
; -- Combinational with a register ; 75 ;
|
||||
; ; ;
|
||||
; Logic element usage by number of LUT inputs ; ;
|
||||
; -- 4 input functions ; 57 ;
|
||||
; -- 3 input functions ; 41 ;
|
||||
; -- 2 input functions ; 42 ;
|
||||
; -- 1 input functions ; 8 ;
|
||||
; -- 0 input functions ; 1 ;
|
||||
; ; ;
|
||||
; Logic elements by mode ; ;
|
||||
; -- normal mode ; 154 ;
|
||||
; -- arithmetic mode ; 16 ;
|
||||
; -- qfbk mode ; 6 ;
|
||||
; -- register cascade mode ; 0 ;
|
||||
; -- synchronous clear/load mode ; 25 ;
|
||||
; -- asynchronous clear/load mode ; 0 ;
|
||||
; ; ;
|
||||
; Total registers ; 96 / 240 ( 40 % ) ;
|
||||
; Total LABs ; 22 / 24 ( 92 % ) ;
|
||||
; Logic elements in carry chains ; 17 ;
|
||||
; Virtual pins ; 0 ;
|
||||
; I/O pins ; 62 / 80 ( 78 % ) ;
|
||||
; -- Clock pins ; 2 / 4 ( 50 % ) ;
|
||||
; ; ;
|
||||
; Global signals ; 4 ;
|
||||
; UFM blocks ; 1 / 1 ( 100 % ) ;
|
||||
; Global clocks ; 4 / 4 ( 100 % ) ;
|
||||
; JTAGs ; 0 / 1 ( 0 % ) ;
|
||||
; Average interconnect usage (total/H/V) ; 25% / 27% / 23% ;
|
||||
; Peak interconnect usage (total/H/V) ; 25% / 27% / 23% ;
|
||||
; Maximum fan-out ; 54 ;
|
||||
; Highest non-global fan-out ; 38 ;
|
||||
; Total fan-out ; 644 ;
|
||||
; Average fan-out ; 2.76 ;
|
||||
+---------------------------------------------+--------------------+
|
||||
|
||||
|
||||
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|
||||
; Input Pins ;
|
||||
+---------+-------+----------+--------------+--------------+-------------+-----------------------+--------------------+--------+-----------------+----------+--------------+--------------+----------------------+
|
||||
; Name ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Cell number ; Combinational Fan-Out ; Registered Fan-Out ; Global ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Location assigned by ;
|
||||
+---------+-------+----------+--------------+--------------+-------------+-----------------------+--------------------+--------+-----------------+----------+--------------+--------------+----------------------+
|
||||
; CROW[0] ; 54 ; 2 ; 8 ; 1 ; 2 ; 1 ; 0 ; no ; no ; yes ; Off ; 3.3-V LVCMOS ; User ;
|
||||
; CROW[1] ; 55 ; 2 ; 8 ; 1 ; 1 ; 1 ; 0 ; no ; no ; yes ; Off ; 3.3-V LVCMOS ; User ;
|
||||
; Din[0] ; 42 ; 1 ; 5 ; 0 ; 0 ; 6 ; 0 ; no ; no ; yes ; Off ; 3.3-V LVCMOS ; User ;
|
||||
; Din[1] ; 36 ; 1 ; 4 ; 0 ; 2 ; 4 ; 0 ; no ; no ; yes ; Off ; 3.3-V LVCMOS ; User ;
|
||||
; Din[2] ; 35 ; 1 ; 3 ; 0 ; 0 ; 5 ; 0 ; no ; no ; yes ; Off ; 3.3-V LVCMOS ; User ;
|
||||
; Din[3] ; 37 ; 1 ; 4 ; 0 ; 1 ; 5 ; 0 ; no ; no ; yes ; Off ; 3.3-V LVCMOS ; User ;
|
||||
; Din[4] ; 39 ; 1 ; 5 ; 0 ; 3 ; 7 ; 0 ; no ; no ; yes ; Off ; 3.3-V LVCMOS ; User ;
|
||||
; Din[5] ; 38 ; 1 ; 4 ; 0 ; 0 ; 7 ; 0 ; no ; no ; yes ; Off ; 3.3-V LVCMOS ; User ;
|
||||
; Din[6] ; 41 ; 1 ; 5 ; 0 ; 1 ; 8 ; 0 ; no ; no ; yes ; Off ; 3.3-V LVCMOS ; User ;
|
||||
; Din[7] ; 40 ; 1 ; 5 ; 0 ; 2 ; 6 ; 0 ; no ; no ; yes ; Off ; 3.3-V LVCMOS ; User ;
|
||||
; MAin[0] ; 49 ; 1 ; 7 ; 0 ; 2 ; 5 ; 0 ; no ; no ; yes ; Off ; 3.3-V LVCMOS ; User ;
|
||||
; MAin[1] ; 51 ; 1 ; 7 ; 0 ; 0 ; 6 ; 0 ; no ; no ; yes ; Off ; 3.3-V LVCMOS ; User ;
|
||||
; MAin[2] ; 50 ; 1 ; 7 ; 0 ; 1 ; 3 ; 0 ; no ; no ; yes ; Off ; 3.3-V LVCMOS ; User ;
|
||||
; MAin[3] ; 71 ; 2 ; 8 ; 4 ; 3 ; 3 ; 0 ; no ; no ; yes ; Off ; 3.3-V LVCMOS ; User ;
|
||||
; MAin[4] ; 70 ; 2 ; 8 ; 4 ; 4 ; 3 ; 0 ; no ; no ; yes ; Off ; 3.3-V LVCMOS ; User ;
|
||||
; MAin[5] ; 69 ; 2 ; 8 ; 3 ; 0 ; 3 ; 0 ; no ; no ; yes ; Off ; 3.3-V LVCMOS ; User ;
|
||||
; MAin[6] ; 72 ; 2 ; 8 ; 4 ; 2 ; 4 ; 0 ; no ; no ; yes ; Off ; 3.3-V LVCMOS ; User ;
|
||||
; MAin[7] ; 68 ; 2 ; 8 ; 3 ; 1 ; 4 ; 0 ; no ; no ; yes ; Off ; 3.3-V LVCMOS ; User ;
|
||||
; MAin[8] ; 73 ; 2 ; 8 ; 4 ; 1 ; 2 ; 0 ; no ; no ; yes ; Off ; 3.3-V LVCMOS ; User ;
|
||||
; MAin[9] ; 74 ; 2 ; 8 ; 4 ; 0 ; 4 ; 0 ; no ; no ; yes ; Off ; 3.3-V LVCMOS ; User ;
|
||||
; PHI2 ; 52 ; 2 ; 8 ; 1 ; 4 ; 21 ; 0 ; yes ; no ; yes ; Off ; 3.3-V LVCMOS ; User ;
|
||||
; RCLK ; 12 ; 1 ; 1 ; 3 ; 3 ; 54 ; 0 ; yes ; no ; yes ; Off ; 3.3-V LVCMOS ; User ;
|
||||
; nCCAS ; 53 ; 2 ; 8 ; 1 ; 3 ; 11 ; 0 ; yes ; no ; yes ; Off ; 3.3-V LVCMOS ; User ;
|
||||
; nCRAS ; 67 ; 2 ; 8 ; 3 ; 2 ; 15 ; 0 ; yes ; no ; yes ; Off ; 3.3-V LVCMOS ; User ;
|
||||
; nFWE ; 48 ; 1 ; 6 ; 0 ; 0 ; 3 ; 0 ; no ; no ; yes ; Off ; 3.3-V LVCMOS ; User ;
|
||||
+---------+-------+----------+--------------+--------------+-------------+-----------------------+--------------------+--------+-----------------+----------+--------------+--------------+----------------------+
|
||||
|
||||
|
||||
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|
||||
; Output Pins ;
|
||||
+---------+-------+----------+--------------+--------------+-------------+-----------------+----------------+-----------------+------------+---------------+----------+--------------+--------------+------------------+------------------------+----------------------+-------+----------------------+---------------------+
|
||||
; Name ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Cell number ; Output Register ; Slow Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Fast Output Connection ; Location assigned by ; Load ; Output Enable Source ; Output Enable Group ;
|
||||
+---------+-------+----------+--------------+--------------+-------------+-----------------+----------------+-----------------+------------+---------------+----------+--------------+--------------+------------------+------------------------+----------------------+-------+----------------------+---------------------+
|
||||
; Dout[0] ; 33 ; 1 ; 3 ; 0 ; 2 ; no ; no ; no ; no ; no ; yes ; Off ; 3.3-V LVCMOS ; 8mA ; no ; User ; 10 pF ; - ; - ;
|
||||
; Dout[1] ; 57 ; 2 ; 8 ; 2 ; 3 ; no ; no ; no ; no ; no ; yes ; Off ; 3.3-V LVCMOS ; 8mA ; no ; User ; 10 pF ; - ; - ;
|
||||
; Dout[2] ; 56 ; 2 ; 8 ; 1 ; 0 ; no ; no ; no ; no ; no ; yes ; Off ; 3.3-V LVCMOS ; 8mA ; no ; User ; 10 pF ; - ; - ;
|
||||
; Dout[3] ; 47 ; 1 ; 6 ; 0 ; 1 ; no ; no ; no ; no ; no ; yes ; Off ; 3.3-V LVCMOS ; 8mA ; no ; User ; 10 pF ; - ; - ;
|
||||
; Dout[4] ; 44 ; 1 ; 6 ; 0 ; 2 ; no ; no ; no ; no ; no ; yes ; Off ; 3.3-V LVCMOS ; 8mA ; no ; User ; 10 pF ; - ; - ;
|
||||
; Dout[5] ; 28 ; 1 ; 2 ; 0 ; 1 ; no ; no ; no ; no ; no ; yes ; Off ; 3.3-V LVCMOS ; 8mA ; no ; User ; 10 pF ; - ; - ;
|
||||
; Dout[6] ; 34 ; 1 ; 3 ; 0 ; 1 ; no ; no ; no ; no ; no ; yes ; Off ; 3.3-V LVCMOS ; 8mA ; no ; User ; 10 pF ; - ; - ;
|
||||
; Dout[7] ; 43 ; 1 ; 6 ; 0 ; 3 ; no ; no ; no ; no ; no ; yes ; Off ; 3.3-V LVCMOS ; 8mA ; no ; User ; 10 pF ; - ; - ;
|
||||
; RA[0] ; 18 ; 1 ; 1 ; 1 ; 0 ; no ; no ; no ; no ; no ; yes ; Off ; 3.3-V LVCMOS ; 8mA ; no ; User ; 10 pF ; - ; - ;
|
||||
; RA[10] ; 16 ; 1 ; 1 ; 2 ; 2 ; no ; no ; no ; no ; no ; yes ; Off ; 3.3-V LVCMOS ; 8mA ; no ; User ; 10 pF ; - ; - ;
|
||||
; RA[11] ; 7 ; 1 ; 1 ; 3 ; 1 ; no ; no ; no ; no ; no ; yes ; Off ; 3.3-V LVCMOS ; 8mA ; no ; User ; 10 pF ; - ; - ;
|
||||
; RA[1] ; 20 ; 1 ; 1 ; 1 ; 2 ; no ; no ; no ; no ; no ; yes ; Off ; 3.3-V LVCMOS ; 8mA ; no ; User ; 10 pF ; - ; - ;
|
||||
; RA[2] ; 30 ; 1 ; 3 ; 0 ; 3 ; no ; no ; no ; no ; no ; yes ; Off ; 3.3-V LVCMOS ; 8mA ; no ; User ; 10 pF ; - ; - ;
|
||||
; RA[3] ; 27 ; 1 ; 2 ; 0 ; 2 ; no ; no ; no ; no ; no ; yes ; Off ; 3.3-V LVCMOS ; 8mA ; no ; User ; 10 pF ; - ; - ;
|
||||
; RA[4] ; 26 ; 1 ; 2 ; 0 ; 3 ; no ; no ; no ; no ; no ; yes ; Off ; 3.3-V LVCMOS ; 8mA ; no ; User ; 10 pF ; - ; - ;
|
||||
; RA[5] ; 29 ; 1 ; 2 ; 0 ; 0 ; no ; no ; no ; no ; no ; yes ; Off ; 3.3-V LVCMOS ; 8mA ; no ; User ; 10 pF ; - ; - ;
|
||||
; RA[6] ; 21 ; 1 ; 1 ; 1 ; 3 ; no ; no ; no ; no ; no ; yes ; Off ; 3.3-V LVCMOS ; 8mA ; no ; User ; 10 pF ; - ; - ;
|
||||
; RA[7] ; 19 ; 1 ; 1 ; 1 ; 1 ; no ; no ; no ; no ; no ; yes ; Off ; 3.3-V LVCMOS ; 8mA ; no ; User ; 10 pF ; - ; - ;
|
||||
; RA[8] ; 17 ; 1 ; 1 ; 2 ; 3 ; no ; no ; no ; no ; no ; yes ; Off ; 3.3-V LVCMOS ; 8mA ; no ; User ; 10 pF ; - ; - ;
|
||||
; RA[9] ; 15 ; 1 ; 1 ; 2 ; 1 ; no ; no ; no ; no ; no ; yes ; Off ; 3.3-V LVCMOS ; 8mA ; no ; User ; 10 pF ; - ; - ;
|
||||
; RBA[0] ; 5 ; 1 ; 1 ; 4 ; 3 ; no ; no ; no ; no ; no ; yes ; Off ; 3.3-V LVCMOS ; 4mA ; yes ; User ; 10 pF ; - ; - ;
|
||||
; RBA[1] ; 14 ; 1 ; 1 ; 2 ; 0 ; no ; no ; no ; no ; no ; yes ; Off ; 3.3-V LVCMOS ; 4mA ; no ; User ; 10 pF ; - ; - ;
|
||||
; RCKE ; 8 ; 1 ; 1 ; 3 ; 2 ; no ; no ; no ; no ; no ; yes ; Off ; 3.3-V LVCMOS ; 4mA ; no ; User ; 10 pF ; - ; - ;
|
||||
; RDQMH ; 2 ; 1 ; 1 ; 4 ; 0 ; no ; no ; no ; no ; no ; yes ; Off ; 3.3-V LVCMOS ; 8mA ; no ; User ; 10 pF ; - ; - ;
|
||||
; RDQML ; 98 ; 2 ; 2 ; 5 ; 0 ; no ; no ; no ; no ; no ; yes ; Off ; 3.3-V LVCMOS ; 8mA ; no ; User ; 10 pF ; - ; - ;
|
||||
; nRCAS ; 4 ; 1 ; 1 ; 4 ; 2 ; no ; no ; no ; no ; no ; yes ; Off ; 3.3-V LVCMOS ; 4mA ; no ; User ; 10 pF ; - ; - ;
|
||||
; nRCS ; 3 ; 1 ; 1 ; 4 ; 1 ; no ; no ; no ; no ; no ; yes ; Off ; 3.3-V LVCMOS ; 4mA ; no ; User ; 10 pF ; - ; - ;
|
||||
; nRRAS ; 6 ; 1 ; 1 ; 3 ; 0 ; no ; no ; no ; no ; no ; yes ; Off ; 3.3-V LVCMOS ; 4mA ; yes ; User ; 10 pF ; - ; - ;
|
||||
; nRWE ; 100 ; 2 ; 2 ; 5 ; 2 ; no ; no ; no ; no ; no ; yes ; Off ; 3.3-V LVCMOS ; 4mA ; no ; User ; 10 pF ; - ; - ;
|
||||
+---------+-------+----------+--------------+--------------+-------------+-----------------+----------------+-----------------+------------+---------------+----------+--------------+--------------+------------------+------------------------+----------------------+-------+----------------------+---------------------+
|
||||
|
||||
|
||||
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|
||||
; Bidir Pins ;
|
||||
+-------+-------+----------+--------------+--------------+-------------+-----------------------+--------------------+--------+-----------------+----------------+-----------------+------------+----------+--------------+--------------+------------------+------------------------+----------------------+-------+----------------------+---------------------+
|
||||
; Name ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Cell number ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Output Register ; Slow Slew Rate ; PCI I/O Enabled ; Open Drain ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Fast Output Connection ; Location assigned by ; Load ; Output Enable Source ; Output Enable Group ;
|
||||
+-------+-------+----------+--------------+--------------+-------------+-----------------------+--------------------+--------+-----------------+----------------+-----------------+------------+----------+--------------+--------------+------------------+------------------------+----------------------+-------+----------------------+---------------------+
|
||||
; RD[0] ; 96 ; 2 ; 3 ; 5 ; 2 ; 1 ; 0 ; no ; no ; yes ; no ; no ; yes ; Off ; 3.3-V LVCMOS ; 8mA ; no ; User ; 10 pF ; comb~2 ; - ;
|
||||
; RD[1] ; 90 ; 2 ; 4 ; 5 ; 1 ; 1 ; 0 ; no ; no ; yes ; no ; no ; yes ; Off ; 3.3-V LVCMOS ; 8mA ; no ; User ; 10 pF ; comb~2 ; - ;
|
||||
; RD[2] ; 89 ; 2 ; 4 ; 5 ; 0 ; 1 ; 0 ; no ; no ; yes ; no ; no ; yes ; Off ; 3.3-V LVCMOS ; 8mA ; yes ; User ; 10 pF ; comb~2 ; - ;
|
||||
; RD[3] ; 99 ; 2 ; 2 ; 5 ; 1 ; 1 ; 0 ; no ; no ; yes ; no ; no ; yes ; Off ; 3.3-V LVCMOS ; 8mA ; no ; User ; 10 pF ; comb~2 ; - ;
|
||||
; RD[4] ; 92 ; 2 ; 3 ; 5 ; 0 ; 1 ; 0 ; no ; no ; yes ; no ; no ; yes ; Off ; 3.3-V LVCMOS ; 8mA ; no ; User ; 10 pF ; comb~2 ; - ;
|
||||
; RD[5] ; 91 ; 2 ; 4 ; 5 ; 2 ; 1 ; 0 ; no ; no ; yes ; no ; no ; yes ; Off ; 3.3-V LVCMOS ; 8mA ; no ; User ; 10 pF ; comb~2 ; - ;
|
||||
; RD[6] ; 95 ; 2 ; 3 ; 5 ; 1 ; 1 ; 0 ; no ; no ; yes ; no ; no ; yes ; Off ; 3.3-V LVCMOS ; 8mA ; no ; User ; 10 pF ; comb~2 ; - ;
|
||||
; RD[7] ; 97 ; 2 ; 3 ; 5 ; 3 ; 1 ; 0 ; no ; no ; yes ; no ; no ; yes ; Off ; 3.3-V LVCMOS ; 8mA ; no ; User ; 10 pF ; comb~2 ; - ;
|
||||
+-------+-------+----------+--------------+--------------+-------------+-----------------------+--------------------+--------+-----------------+----------------+-----------------+------------+----------+--------------+--------------+------------------+------------------------+----------------------+-------+----------------------+---------------------+
|
||||
|
||||
|
||||
+-------------------------------------------------------------+
|
||||
; I/O Bank Usage ;
|
||||
+----------+-------------------+---------------+--------------+
|
||||
; I/O Bank ; Usage ; VCCIO Voltage ; VREF Voltage ;
|
||||
+----------+-------------------+---------------+--------------+
|
||||
; 1 ; 38 / 38 ( 100 % ) ; 3.3V ; -- ;
|
||||
; 2 ; 24 / 42 ( 57 % ) ; 3.3V ; -- ;
|
||||
+----------+-------------------+---------------+--------------+
|
||||
|
||||
|
||||
+------------------------------------------------------------------------------------------------------------------------------------------------+
|
||||
; All Package Pins ;
|
||||
+----------+------------+----------+----------------+--------+--------------+-----------+------------+-----------------+----------+--------------+
|
||||
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage ; Dir. ; I/O Standard ; Voltage ; I/O Type ; User Assignment ; Bus Hold ; Weak Pull Up ;
|
||||
+----------+------------+----------+----------------+--------+--------------+-----------+------------+-----------------+----------+--------------+
|
||||
; 1 ; 83 ; 2 ; GND* ; ; ; ; Column I/O ; ; no ; Off ;
|
||||
; 2 ; 0 ; 1 ; RDQMH ; output ; 3.3-V LVCMOS ; ; Row I/O ; Y ; yes ; Off ;
|
||||
; 3 ; 1 ; 1 ; nRCS ; output ; 3.3-V LVCMOS ; ; Row I/O ; Y ; yes ; Off ;
|
||||
; 4 ; 2 ; 1 ; nRCAS ; output ; 3.3-V LVCMOS ; ; Row I/O ; Y ; yes ; Off ;
|
||||
; 5 ; 3 ; 1 ; RBA[0] ; output ; 3.3-V LVCMOS ; ; Row I/O ; Y ; yes ; Off ;
|
||||
; 6 ; 4 ; 1 ; nRRAS ; output ; 3.3-V LVCMOS ; ; Row I/O ; Y ; yes ; Off ;
|
||||
; 7 ; 5 ; 1 ; RA[11] ; output ; 3.3-V LVCMOS ; ; Row I/O ; Y ; yes ; Off ;
|
||||
; 8 ; 6 ; 1 ; RCKE ; output ; 3.3-V LVCMOS ; ; Row I/O ; Y ; yes ; Off ;
|
||||
; 9 ; ; 1 ; VCCIO1 ; power ; ; 3.3V ; -- ; ; -- ; -- ;
|
||||
; 10 ; ; ; GNDIO ; gnd ; ; ; -- ; ; -- ; -- ;
|
||||
; 11 ; ; ; GNDINT ; gnd ; ; ; -- ; ; -- ; -- ;
|
||||
; 12 ; 7 ; 1 ; RCLK ; input ; 3.3-V LVCMOS ; ; Row I/O ; Y ; yes ; Off ;
|
||||
; 13 ; ; ; VCCINT ; power ; ; 2.5V/3.3V ; -- ; ; -- ; -- ;
|
||||
; 14 ; 8 ; 1 ; RBA[1] ; output ; 3.3-V LVCMOS ; ; Row I/O ; Y ; yes ; Off ;
|
||||
; 15 ; 9 ; 1 ; RA[9] ; output ; 3.3-V LVCMOS ; ; Row I/O ; Y ; yes ; Off ;
|
||||
; 16 ; 10 ; 1 ; RA[10] ; output ; 3.3-V LVCMOS ; ; Row I/O ; Y ; yes ; Off ;
|
||||
; 17 ; 11 ; 1 ; RA[8] ; output ; 3.3-V LVCMOS ; ; Row I/O ; Y ; yes ; Off ;
|
||||
; 18 ; 12 ; 1 ; RA[0] ; output ; 3.3-V LVCMOS ; ; Row I/O ; Y ; yes ; Off ;
|
||||
; 19 ; 13 ; 1 ; RA[7] ; output ; 3.3-V LVCMOS ; ; Row I/O ; Y ; yes ; Off ;
|
||||
; 20 ; 14 ; 1 ; RA[1] ; output ; 3.3-V LVCMOS ; ; Row I/O ; Y ; yes ; Off ;
|
||||
; 21 ; 15 ; 1 ; RA[6] ; output ; 3.3-V LVCMOS ; ; Row I/O ; Y ; yes ; Off ;
|
||||
; 22 ; 16 ; 1 ; #TMS ; input ; ; ; -- ; ; -- ; -- ;
|
||||
; 23 ; 17 ; 1 ; #TDI ; input ; ; ; -- ; ; -- ; -- ;
|
||||
; 24 ; 18 ; 1 ; #TCK ; input ; ; ; -- ; ; -- ; -- ;
|
||||
; 25 ; 19 ; 1 ; #TDO ; output ; ; ; -- ; ; -- ; -- ;
|
||||
; 26 ; 20 ; 1 ; RA[4] ; output ; 3.3-V LVCMOS ; ; Column I/O ; Y ; yes ; Off ;
|
||||
; 27 ; 21 ; 1 ; RA[3] ; output ; 3.3-V LVCMOS ; ; Column I/O ; Y ; yes ; Off ;
|
||||
; 28 ; 22 ; 1 ; Dout[5] ; output ; 3.3-V LVCMOS ; ; Column I/O ; Y ; yes ; Off ;
|
||||
; 29 ; 23 ; 1 ; RA[5] ; output ; 3.3-V LVCMOS ; ; Column I/O ; Y ; yes ; Off ;
|
||||
; 30 ; 24 ; 1 ; RA[2] ; output ; 3.3-V LVCMOS ; ; Column I/O ; Y ; yes ; Off ;
|
||||
; 31 ; ; 1 ; VCCIO1 ; power ; ; 3.3V ; -- ; ; -- ; -- ;
|
||||
; 32 ; ; ; GNDIO ; gnd ; ; ; -- ; ; -- ; -- ;
|
||||
; 33 ; 25 ; 1 ; Dout[0] ; output ; 3.3-V LVCMOS ; ; Column I/O ; Y ; yes ; Off ;
|
||||
; 34 ; 26 ; 1 ; Dout[6] ; output ; 3.3-V LVCMOS ; ; Column I/O ; Y ; yes ; Off ;
|
||||
; 35 ; 27 ; 1 ; Din[2] ; input ; 3.3-V LVCMOS ; ; Column I/O ; Y ; yes ; Off ;
|
||||
; 36 ; 28 ; 1 ; Din[1] ; input ; 3.3-V LVCMOS ; ; Column I/O ; Y ; yes ; Off ;
|
||||
; 37 ; 29 ; 1 ; Din[3] ; input ; 3.3-V LVCMOS ; ; Column I/O ; Y ; yes ; Off ;
|
||||
; 38 ; 30 ; 1 ; Din[5] ; input ; 3.3-V LVCMOS ; ; Column I/O ; Y ; yes ; Off ;
|
||||
; 39 ; 31 ; 1 ; Din[4] ; input ; 3.3-V LVCMOS ; ; Column I/O ; Y ; yes ; Off ;
|
||||
; 40 ; 32 ; 1 ; Din[7] ; input ; 3.3-V LVCMOS ; ; Column I/O ; Y ; yes ; Off ;
|
||||
; 41 ; 33 ; 1 ; Din[6] ; input ; 3.3-V LVCMOS ; ; Column I/O ; Y ; yes ; Off ;
|
||||
; 42 ; 34 ; 1 ; Din[0] ; input ; 3.3-V LVCMOS ; ; Column I/O ; Y ; yes ; Off ;
|
||||
; 43 ; 35 ; 1 ; Dout[7] ; output ; 3.3-V LVCMOS ; ; Column I/O ; Y ; yes ; Off ;
|
||||
; 44 ; 36 ; 1 ; Dout[4] ; output ; 3.3-V LVCMOS ; ; Column I/O ; Y ; yes ; Off ;
|
||||
; 45 ; ; 1 ; VCCIO1 ; power ; ; 3.3V ; -- ; ; -- ; -- ;
|
||||
; 46 ; ; ; GNDIO ; gnd ; ; ; -- ; ; -- ; -- ;
|
||||
; 47 ; 37 ; 1 ; Dout[3] ; output ; 3.3-V LVCMOS ; ; Column I/O ; Y ; yes ; Off ;
|
||||
; 48 ; 38 ; 1 ; nFWE ; input ; 3.3-V LVCMOS ; ; Column I/O ; Y ; yes ; Off ;
|
||||
; 49 ; 39 ; 1 ; MAin[0] ; input ; 3.3-V LVCMOS ; ; Column I/O ; Y ; yes ; Off ;
|
||||
; 50 ; 40 ; 1 ; MAin[2] ; input ; 3.3-V LVCMOS ; ; Column I/O ; Y ; yes ; Off ;
|
||||
; 51 ; 41 ; 1 ; MAin[1] ; input ; 3.3-V LVCMOS ; ; Column I/O ; Y ; yes ; Off ;
|
||||
; 52 ; 42 ; 2 ; PHI2 ; input ; 3.3-V LVCMOS ; ; Row I/O ; Y ; yes ; Off ;
|
||||
; 53 ; 43 ; 2 ; nCCAS ; input ; 3.3-V LVCMOS ; ; Row I/O ; Y ; yes ; Off ;
|
||||
; 54 ; 44 ; 2 ; CROW[0] ; input ; 3.3-V LVCMOS ; ; Row I/O ; Y ; yes ; Off ;
|
||||
; 55 ; 45 ; 2 ; CROW[1] ; input ; 3.3-V LVCMOS ; ; Row I/O ; Y ; yes ; Off ;
|
||||
; 56 ; 46 ; 2 ; Dout[2] ; output ; 3.3-V LVCMOS ; ; Row I/O ; Y ; yes ; Off ;
|
||||
; 57 ; 47 ; 2 ; Dout[1] ; output ; 3.3-V LVCMOS ; ; Row I/O ; Y ; yes ; Off ;
|
||||
; 58 ; 48 ; 2 ; GND* ; ; ; ; Row I/O ; ; no ; Off ;
|
||||
; 59 ; ; 2 ; VCCIO2 ; power ; ; 3.3V ; -- ; ; -- ; -- ;
|
||||
; 60 ; ; ; GNDIO ; gnd ; ; ; -- ; ; -- ; -- ;
|
||||
; 61 ; 49 ; 2 ; GND* ; ; ; ; Row I/O ; ; no ; Off ;
|
||||
; 62 ; 50 ; 2 ; GND* ; ; ; ; Row I/O ; ; no ; Off ;
|
||||
; 63 ; ; ; VCCINT ; power ; ; 2.5V/3.3V ; -- ; ; -- ; -- ;
|
||||
; 64 ; 51 ; 2 ; GND* ; ; ; ; Row I/O ; ; no ; Off ;
|
||||
; 65 ; ; ; GNDINT ; gnd ; ; ; -- ; ; -- ; -- ;
|
||||
; 66 ; 52 ; 2 ; GND* ; ; ; ; Row I/O ; ; no ; Off ;
|
||||
; 67 ; 53 ; 2 ; nCRAS ; input ; 3.3-V LVCMOS ; ; Row I/O ; Y ; yes ; Off ;
|
||||
; 68 ; 54 ; 2 ; MAin[7] ; input ; 3.3-V LVCMOS ; ; Row I/O ; Y ; yes ; Off ;
|
||||
; 69 ; 55 ; 2 ; MAin[5] ; input ; 3.3-V LVCMOS ; ; Row I/O ; Y ; yes ; Off ;
|
||||
; 70 ; 56 ; 2 ; MAin[4] ; input ; 3.3-V LVCMOS ; ; Row I/O ; Y ; yes ; Off ;
|
||||
; 71 ; 57 ; 2 ; MAin[3] ; input ; 3.3-V LVCMOS ; ; Row I/O ; Y ; yes ; Off ;
|
||||
; 72 ; 58 ; 2 ; MAin[6] ; input ; 3.3-V LVCMOS ; ; Row I/O ; Y ; yes ; Off ;
|
||||
; 73 ; 59 ; 2 ; MAin[8] ; input ; 3.3-V LVCMOS ; ; Row I/O ; Y ; yes ; Off ;
|
||||
; 74 ; 60 ; 2 ; MAin[9] ; input ; 3.3-V LVCMOS ; ; Row I/O ; Y ; yes ; Off ;
|
||||
; 75 ; 61 ; 2 ; GND* ; ; ; ; Column I/O ; ; no ; Off ;
|
||||
; 76 ; 62 ; 2 ; GND* ; ; ; ; Column I/O ; ; no ; Off ;
|
||||
; 77 ; 63 ; 2 ; GND* ; ; ; ; Column I/O ; ; no ; Off ;
|
||||
; 78 ; 64 ; 2 ; GND* ; ; ; ; Column I/O ; ; no ; Off ;
|
||||
; 79 ; ; ; GNDIO ; gnd ; ; ; -- ; ; -- ; -- ;
|
||||
; 80 ; ; 2 ; VCCIO2 ; power ; ; 3.3V ; -- ; ; -- ; -- ;
|
||||
; 81 ; 65 ; 2 ; GND* ; ; ; ; Column I/O ; ; no ; Off ;
|
||||
; 82 ; 66 ; 2 ; GND* ; ; ; ; Column I/O ; ; no ; Off ;
|
||||
; 83 ; 67 ; 2 ; GND* ; ; ; ; Column I/O ; ; no ; Off ;
|
||||
; 84 ; 68 ; 2 ; GND* ; ; ; ; Column I/O ; ; no ; Off ;
|
||||
; 85 ; 69 ; 2 ; GND* ; ; ; ; Column I/O ; ; no ; Off ;
|
||||
; 86 ; 70 ; 2 ; GND* ; ; ; ; Column I/O ; ; no ; Off ;
|
||||
; 87 ; 71 ; 2 ; GND* ; ; ; ; Column I/O ; ; no ; Off ;
|
||||
; 88 ; 72 ; 2 ; GND* ; ; ; ; Column I/O ; ; no ; Off ;
|
||||
; 89 ; 73 ; 2 ; RD[2] ; bidir ; 3.3-V LVCMOS ; ; Column I/O ; Y ; yes ; Off ;
|
||||
; 90 ; 74 ; 2 ; RD[1] ; bidir ; 3.3-V LVCMOS ; ; Column I/O ; Y ; yes ; Off ;
|
||||
; 91 ; 75 ; 2 ; RD[5] ; bidir ; 3.3-V LVCMOS ; ; Column I/O ; Y ; yes ; Off ;
|
||||
; 92 ; 76 ; 2 ; RD[4] ; bidir ; 3.3-V LVCMOS ; ; Column I/O ; Y ; yes ; Off ;
|
||||
; 93 ; ; ; GNDIO ; gnd ; ; ; -- ; ; -- ; -- ;
|
||||
; 94 ; ; 2 ; VCCIO2 ; power ; ; 3.3V ; -- ; ; -- ; -- ;
|
||||
; 95 ; 77 ; 2 ; RD[6] ; bidir ; 3.3-V LVCMOS ; ; Column I/O ; Y ; yes ; Off ;
|
||||
; 96 ; 78 ; 2 ; RD[0] ; bidir ; 3.3-V LVCMOS ; ; Column I/O ; Y ; yes ; Off ;
|
||||
; 97 ; 79 ; 2 ; RD[7] ; bidir ; 3.3-V LVCMOS ; ; Column I/O ; Y ; yes ; Off ;
|
||||
; 98 ; 80 ; 2 ; RDQML ; output ; 3.3-V LVCMOS ; ; Column I/O ; Y ; yes ; Off ;
|
||||
; 99 ; 81 ; 2 ; RD[3] ; bidir ; 3.3-V LVCMOS ; ; Column I/O ; Y ; yes ; Off ;
|
||||
; 100 ; 82 ; 2 ; nRWE ; output ; 3.3-V LVCMOS ; ; Column I/O ; Y ; yes ; Off ;
|
||||
+----------+------------+----------+----------------+--------+--------------+-----------+------------+-----------------+----------+--------------+
|
||||
Note: Pin directions (input, output or bidir) are based on device operating in user mode.
|
||||
|
||||
|
||||
+-------------------------------------------------------------+
|
||||
; Output Pin Default Load For Reported TCO ;
|
||||
+----------------------------+-------+------------------------+
|
||||
; I/O Standard ; Load ; Termination Resistance ;
|
||||
+----------------------------+-------+------------------------+
|
||||
; 3.3-V LVTTL ; 10 pF ; Not Available ;
|
||||
; 3.3-V LVCMOS ; 10 pF ; Not Available ;
|
||||
; 2.5 V ; 10 pF ; Not Available ;
|
||||
; 1.8 V ; 10 pF ; Not Available ;
|
||||
; 1.5 V ; 10 pF ; Not Available ;
|
||||
; 3.3V Schmitt Trigger Input ; 10 pF ; Not Available ;
|
||||
; 2.5V Schmitt Trigger Input ; 10 pF ; Not Available ;
|
||||
+----------------------------+-------+------------------------+
|
||||
Note: User assignments will override these defaults. The user specified values are listed in the Output Pins and Bidir Pins tables.
|
||||
|
||||
|
||||
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|
||||
; Fitter Resource Utilization by Entity ;
|
||||
+-----------------------------------------------------------+-------------+--------------+------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+------------------------------------------------------------------------+--------------+
|
||||
; Compilation Hierarchy Node ; Logic Cells ; LC Registers ; UFM Blocks ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Carry Chain LCs ; Packed LCs ; Full Hierarchy Name ; Library Name ;
|
||||
+-----------------------------------------------------------+-------------+--------------+------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+------------------------------------------------------------------------+--------------+
|
||||
; |RAM4GS ; 170 (170) ; 96 ; 1 ; 62 ; 0 ; 74 (74) ; 21 (21) ; 75 (75) ; 17 (17) ; 6 (6) ; |RAM4GS ; work ;
|
||||
; |UFM:UFM_inst| ; 0 (0) ; 0 ; 1 ; 0 ; 0 ; 0 (0) ; 0 (0) ; 0 (0) ; 0 (0) ; 0 (0) ; |RAM4GS|UFM:UFM_inst ; work ;
|
||||
; |UFM_altufm_none_1br:UFM_altufm_none_1br_component| ; 0 (0) ; 0 ; 1 ; 0 ; 0 ; 0 (0) ; 0 (0) ; 0 (0) ; 0 (0) ; 0 (0) ; |RAM4GS|UFM:UFM_inst|UFM_altufm_none_1br:UFM_altufm_none_1br_component ; work ;
|
||||
+-----------------------------------------------------------+-------------+--------------+------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+------------------------------------------------------------------------+--------------+
|
||||
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.
|
||||
|
||||
|
||||
+------------------------------------+
|
||||
; Delay Chain Summary ;
|
||||
+---------+----------+---------------+
|
||||
; Name ; Pin Type ; Pad to Core 0 ;
|
||||
+---------+----------+---------------+
|
||||
; MAin[0] ; Input ; (0) ;
|
||||
; MAin[1] ; Input ; (0) ;
|
||||
; MAin[2] ; Input ; (0) ;
|
||||
; MAin[3] ; Input ; (0) ;
|
||||
; MAin[4] ; Input ; (0) ;
|
||||
; MAin[5] ; Input ; (0) ;
|
||||
; MAin[6] ; Input ; (0) ;
|
||||
; MAin[7] ; Input ; (0) ;
|
||||
; MAin[8] ; Input ; (0) ;
|
||||
; MAin[9] ; Input ; (0) ;
|
||||
; CROW[0] ; Input ; (1) ;
|
||||
; nCRAS ; Input ; (0) ;
|
||||
; CROW[1] ; Input ; (1) ;
|
||||
; RCLK ; Input ; (0) ;
|
||||
; PHI2 ; Input ; (0) ;
|
||||
; Din[6] ; Input ; (1) ;
|
||||
; nFWE ; Input ; (1) ;
|
||||
; Din[0] ; Input ; (1) ;
|
||||
; Din[7] ; Input ; (1) ;
|
||||
; Din[1] ; Input ; (1) ;
|
||||
; Din[4] ; Input ; (1) ;
|
||||
; Din[5] ; Input ; (1) ;
|
||||
; Din[2] ; Input ; (1) ;
|
||||
; Din[3] ; Input ; (1) ;
|
||||
; nCCAS ; Input ; (0) ;
|
||||
; Dout[0] ; Output ; -- ;
|
||||
; Dout[1] ; Output ; -- ;
|
||||
; Dout[2] ; Output ; -- ;
|
||||
; Dout[3] ; Output ; -- ;
|
||||
; Dout[4] ; Output ; -- ;
|
||||
; Dout[5] ; Output ; -- ;
|
||||
; Dout[6] ; Output ; -- ;
|
||||
; Dout[7] ; Output ; -- ;
|
||||
; RBA[0] ; Output ; -- ;
|
||||
; RBA[1] ; Output ; -- ;
|
||||
; RA[0] ; Output ; -- ;
|
||||
; RA[1] ; Output ; -- ;
|
||||
; RA[2] ; Output ; -- ;
|
||||
; RA[3] ; Output ; -- ;
|
||||
; RA[4] ; Output ; -- ;
|
||||
; RA[5] ; Output ; -- ;
|
||||
; RA[6] ; Output ; -- ;
|
||||
; RA[7] ; Output ; -- ;
|
||||
; RA[8] ; Output ; -- ;
|
||||
; RA[9] ; Output ; -- ;
|
||||
; RA[10] ; Output ; -- ;
|
||||
; RA[11] ; Output ; -- ;
|
||||
; nRCS ; Output ; -- ;
|
||||
; RCKE ; Output ; -- ;
|
||||
; nRWE ; Output ; -- ;
|
||||
; nRRAS ; Output ; -- ;
|
||||
; nRCAS ; Output ; -- ;
|
||||
; RDQMH ; Output ; -- ;
|
||||
; RDQML ; Output ; -- ;
|
||||
; RD[0] ; Bidir ; (0) ;
|
||||
; RD[1] ; Bidir ; (0) ;
|
||||
; RD[2] ; Bidir ; (0) ;
|
||||
; RD[3] ; Bidir ; (0) ;
|
||||
; RD[4] ; Bidir ; (0) ;
|
||||
; RD[5] ; Bidir ; (0) ;
|
||||
; RD[6] ; Bidir ; (0) ;
|
||||
; RD[7] ; Bidir ; (0) ;
|
||||
+---------+----------+---------------+
|
||||
|
||||
|
||||
+---------------------------------------------------------------------------------------------------------------------+
|
||||
; Control Signals ;
|
||||
+----------------+-------------+---------+-------------------------+--------+----------------------+------------------+
|
||||
; Name ; Location ; Fan-Out ; Usage ; Global ; Global Resource Used ; Global Line Name ;
|
||||
+----------------+-------------+---------+-------------------------+--------+----------------------+------------------+
|
||||
; CmdDRDIn~1 ; LC_X6_Y3_N3 ; 4 ; Clock enable ; no ; -- ; -- ;
|
||||
; CmdSubmitted~0 ; LC_X6_Y3_N9 ; 2 ; Clock enable ; no ; -- ; -- ;
|
||||
; DRDIn~1 ; LC_X2_Y1_N3 ; 2 ; Clock enable ; no ; -- ; -- ;
|
||||
; PHI2 ; PIN_52 ; 21 ; Clock ; yes ; Global Clock ; GCLK3 ;
|
||||
; RCLK ; PIN_12 ; 54 ; Clock ; yes ; Global Clock ; GCLK0 ;
|
||||
; Ready ; LC_X3_Y2_N1 ; 38 ; Sync. clear, Sync. load ; no ; -- ; -- ;
|
||||
; always8~5 ; LC_X5_Y3_N0 ; 3 ; Clock enable ; no ; -- ; -- ;
|
||||
; comb~2 ; LC_X4_Y4_N6 ; 8 ; Output enable ; no ; -- ; -- ;
|
||||
; nCCAS ; PIN_53 ; 11 ; Clock ; yes ; Global Clock ; GCLK2 ;
|
||||
; nCRAS ; PIN_67 ; 15 ; Clock ; yes ; Global Clock ; GCLK1 ;
|
||||
+----------------+-------------+---------+-------------------------+--------+----------------------+------------------+
|
||||
|
||||
|
||||
+----------------------------------------------------------------------+
|
||||
; Global & Other Fast Signals ;
|
||||
+-------+----------+---------+----------------------+------------------+
|
||||
; Name ; Location ; Fan-Out ; Global Resource Used ; Global Line Name ;
|
||||
+-------+----------+---------+----------------------+------------------+
|
||||
; PHI2 ; PIN_52 ; 21 ; Global Clock ; GCLK3 ;
|
||||
; RCLK ; PIN_12 ; 54 ; Global Clock ; GCLK0 ;
|
||||
; nCCAS ; PIN_53 ; 11 ; Global Clock ; GCLK2 ;
|
||||
; nCRAS ; PIN_67 ; 15 ; Global Clock ; GCLK1 ;
|
||||
+-------+----------+---------+----------------------+------------------+
|
||||
|
||||
|
||||
+-------------------------------------------------------------------------------------------------------+
|
||||
; Non-Global High Fan-Out Signals ;
|
||||
+---------------------------------------------------------------------------------------------+---------+
|
||||
; Name ; Fan-Out ;
|
||||
+---------------------------------------------------------------------------------------------+---------+
|
||||
; Ready ; 38 ;
|
||||
; nRowColSel ; 13 ;
|
||||
; S[1] ; 12 ;
|
||||
; S[0] ; 12 ;
|
||||
; RASr2 ; 9 ;
|
||||
; Din[6] ; 8 ;
|
||||
; comb~2 ; 8 ;
|
||||
; FS[4] ; 8 ;
|
||||
; Din[5] ; 7 ;
|
||||
; Din[4] ; 7 ;
|
||||
; FS[5] ; 7 ;
|
||||
; IS[0]~0 ; 7 ;
|
||||
; Din[7] ; 6 ;
|
||||
; Din[0] ; 6 ;
|
||||
; MAin[1] ; 6 ;
|
||||
; FS[6] ; 6 ;
|
||||
; always9~1 ; 6 ;
|
||||
; IS[0] ; 6 ;
|
||||
; Din[3] ; 5 ;
|
||||
; Din[2] ; 5 ;
|
||||
; MAin[0] ; 5 ;
|
||||
; FS[8]~27 ; 5 ;
|
||||
; FS[3]~13 ; 5 ;
|
||||
; FS[3] ; 5 ;
|
||||
; always9~2 ; 5 ;
|
||||
; FS[17] ; 5 ;
|
||||
; FS[16] ; 5 ;
|
||||
; IS[1] ; 5 ;
|
||||
; CBR ; 5 ;
|
||||
; FWEr ; 5 ;
|
||||
; Din[1] ; 4 ;
|
||||
; MAin[9] ; 4 ;
|
||||
; MAin[7] ; 4 ;
|
||||
; MAin[6] ; 4 ;
|
||||
; CmdDRDIn~1 ; 4 ;
|
||||
; UFMD ; 4 ;
|
||||
; FS[13]~21 ; 4 ;
|
||||
; CMDWR~2 ; 4 ;
|
||||
; UFMReqErase ; 4 ;
|
||||
; Equal9~0 ; 4 ;
|
||||
; n8MEGEN ; 4 ;
|
||||
; IS[3] ; 4 ;
|
||||
; IS[2] ; 4 ;
|
||||
; InitReady ; 4 ;
|
||||
; nFWE ; 3 ;
|
||||
; MAin[5] ; 3 ;
|
||||
; MAin[4] ; 3 ;
|
||||
; MAin[3] ; 3 ;
|
||||
; MAin[2] ; 3 ;
|
||||
; FS[0] ; 3 ;
|
||||
; always8~5 ; 3 ;
|
||||
; CMDWR ; 3 ;
|
||||
; CmdEnable ; 3 ;
|
||||
; always8~4 ; 3 ;
|
||||
; always8~2 ; 3 ;
|
||||
; Equal0~0 ; 3 ;
|
||||
; always9~3 ; 3 ;
|
||||
; UFMInitDone ; 3 ;
|
||||
; nRCS~3 ; 3 ;
|
||||
; RCKE~reg0 ; 3 ;
|
||||
; MAin[8] ; 2 ;
|
||||
; FS[1] ; 2 ;
|
||||
; FS[2] ; 2 ;
|
||||
; Equal25~0 ; 2 ;
|
||||
; FS[9] ; 2 ;
|
||||
; FS[8] ; 2 ;
|
||||
; CmdSubmitted~0 ; 2 ;
|
||||
; Equal17~0 ; 2 ;
|
||||
; CmdDRDIn~0 ; 2 ;
|
||||
; XOR8MEG~0 ; 2 ;
|
||||
; Equal0~3 ; 2 ;
|
||||
; Equal5~1 ; 2 ;
|
||||
; FS[15] ; 2 ;
|
||||
; FS[14] ; 2 ;
|
||||
; FS[13] ; 2 ;
|
||||
; FS[12] ; 2 ;
|
||||
; FS[11] ; 2 ;
|
||||
; FS[10] ; 2 ;
|
||||
; Ready~0 ; 2 ;
|
||||
; UFMOscEN~0 ; 2 ;
|
||||
; C1Submitted ; 2 ;
|
||||
; Equal0~1 ; 2 ;
|
||||
; always8~0 ; 2 ;
|
||||
; CmdUFMErase ; 2 ;
|
||||
; CmdUFMPrgm ; 2 ;
|
||||
; always9~6 ; 2 ;
|
||||
; always9~5 ; 2 ;
|
||||
; ARCLK~1 ; 2 ;
|
||||
; always9~4 ; 2 ;
|
||||
; DRDIn~1 ; 2 ;
|
||||
; FS[7] ; 2 ;
|
||||
; always9~0 ; 2 ;
|
||||
; PHI2r2 ; 2 ;
|
||||
; RASr ; 2 ;
|
||||
; RCKEEN ; 2 ;
|
||||
; CASr2 ; 2 ;
|
||||
; nRRAS~0 ; 2 ;
|
||||
; nRCS~1 ; 2 ;
|
||||
; nRCS~0 ; 2 ;
|
||||
; XOR8MEG ; 2 ;
|
||||
; RA10~0 ; 2 ;
|
||||
; nRowColSel~0 ; 2 ;
|
||||
; UFMOscEN ; 2 ;
|
||||
; UFMErase ; 2 ;
|
||||
; UFMProgram ; 2 ;
|
||||
; ARShift ; 2 ;
|
||||
; ARCLK ; 2 ;
|
||||
; DRShift ; 2 ;
|
||||
; UFM:UFM_inst|UFM_altufm_none_1br:UFM_altufm_none_1br_component|wire_maxii_ufm_block1_drdout ; 2 ;
|
||||
; UFMProgram~_wirecell ; 1 ;
|
||||
; UFMOscEN~_wirecell ; 1 ;
|
||||
; UFMErase~_wirecell ; 1 ;
|
||||
; RD[7]~7 ; 1 ;
|
||||
; RD[6]~6 ; 1 ;
|
||||
; RD[5]~5 ; 1 ;
|
||||
; RD[4]~4 ; 1 ;
|
||||
; RD[3]~3 ; 1 ;
|
||||
; RD[2]~2 ; 1 ;
|
||||
; RD[1]~1 ; 1 ;
|
||||
; RD[0]~0 ; 1 ;
|
||||
; CROW[1] ; 1 ;
|
||||
; CROW[0] ; 1 ;
|
||||
; CmdEnable~1 ; 1 ;
|
||||
; CmdEnable~0 ; 1 ;
|
||||
; UFMD~1 ; 1 ;
|
||||
; FS[1]~33COUT1_50 ; 1 ;
|
||||
; FS[1]~33 ; 1 ;
|
||||
; UFMD~0 ; 1 ;
|
||||
; UFMReqErase~0 ; 1 ;
|
||||
; FS[2]~31COUT1_52 ; 1 ;
|
||||
; FS[2]~31 ; 1 ;
|
||||
; FS[9]~29COUT1_62 ; 1 ;
|
||||
; FS[9]~29 ; 1 ;
|
||||
; UFMInitDone~0 ; 1 ;
|
||||
; PHI2r ; 1 ;
|
||||
; RCKEEN~2 ; 1 ;
|
||||
; RCKEEN~1 ; 1 ;
|
||||
; RCKEEN~0 ; 1 ;
|
||||
; CASr ; 1 ;
|
||||
; Equal16~0 ; 1 ;
|
||||
; n8MEGEN~0 ; 1 ;
|
||||
; Cmdn8MEGEN ; 1 ;
|
||||
; IS[0]~3 ; 1 ;
|
||||
; FS[15]~25COUT1_72 ; 1 ;
|
||||
; FS[15]~25 ; 1 ;
|
||||
; FS[14]~23COUT1_70 ; 1 ;
|
||||
; FS[14]~23 ; 1 ;
|
||||
; Equal5~0 ; 1 ;
|
||||
; FS[12]~19COUT1_68 ; 1 ;
|
||||
; FS[12]~19 ; 1 ;
|
||||
; FS[11]~17COUT1_66 ; 1 ;
|
||||
; FS[11]~17 ; 1 ;
|
||||
; FS[10]~15COUT1_64 ; 1 ;
|
||||
; FS[10]~15 ; 1 ;
|
||||
; Ready~1 ; 1 ;
|
||||
; WRD[7] ; 1 ;
|
||||
; WRD[6] ; 1 ;
|
||||
; WRD[5] ; 1 ;
|
||||
; WRD[4] ; 1 ;
|
||||
; WRD[3] ; 1 ;
|
||||
; WRD[2] ; 1 ;
|
||||
; WRD[1] ; 1 ;
|
||||
; WRD[0] ; 1 ;
|
||||
; ADSubmitted ; 1 ;
|
||||
; always8~3 ; 1 ;
|
||||
; Equal0~2 ; 1 ;
|
||||
; always8~1 ; 1 ;
|
||||
; Equal1~0 ; 1 ;
|
||||
; CMDWR~1 ; 1 ;
|
||||
; Bank[7] ; 1 ;
|
||||
; Bank[6] ; 1 ;
|
||||
; Bank[5] ; 1 ;
|
||||
; CMDWR~0 ; 1 ;
|
||||
; Bank[2] ; 1 ;
|
||||
; Bank[3] ; 1 ;
|
||||
; Bank[1] ; 1 ;
|
||||
; ARShift~0 ; 1 ;
|
||||
; ARCLK~3 ; 1 ;
|
||||
; ARCLK~2 ; 1 ;
|
||||
; ARCLK~0 ; 1 ;
|
||||
; CmdDRCLK ; 1 ;
|
||||
; DRCLK~0 ; 1 ;
|
||||
; FS[6]~11COUT1_58 ; 1 ;
|
||||
; FS[6]~11 ; 1 ;
|
||||
; FS[7]~9COUT1_60 ; 1 ;
|
||||
; FS[7]~9 ; 1 ;
|
||||
; FS[16]~5COUT1_74 ; 1 ;
|
||||
; FS[16]~5 ; 1 ;
|
||||
; FS[4]~3COUT1_54 ; 1 ;
|
||||
; FS[4]~3 ; 1 ;
|
||||
; FS[5]~1COUT1_56 ; 1 ;
|
||||
; FS[5]~1 ; 1 ;
|
||||
; CmdSubmitted ; 1 ;
|
||||
; CmdDRDIn ; 1 ;
|
||||
; nRCAS~1 ; 1 ;
|
||||
; nRCAS~0 ; 1 ;
|
||||
; nRWE~0 ; 1 ;
|
||||
; RASr3 ; 1 ;
|
||||
; nRCS~4 ; 1 ;
|
||||
; nRCS~2 ; 1 ;
|
||||
; nRowColSel~1 ; 1 ;
|
||||
; DRCLK ; 1 ;
|
||||
; DRDIn ; 1 ;
|
||||
; comb~1 ; 1 ;
|
||||
; comb~0 ; 1 ;
|
||||
; nRCAS~reg0 ; 1 ;
|
||||
; nRRAS~reg0 ; 1 ;
|
||||
; nRWE~reg0 ; 1 ;
|
||||
; nRCS~reg0 ; 1 ;
|
||||
; RA11 ; 1 ;
|
||||
; RA10 ; 1 ;
|
||||
; RA~9 ; 1 ;
|
||||
; RowA[9] ; 1 ;
|
||||
; RA~8 ; 1 ;
|
||||
; RowA[8] ; 1 ;
|
||||
; RA~7 ; 1 ;
|
||||
; RowA[7] ; 1 ;
|
||||
; RA~6 ; 1 ;
|
||||
; RowA[6] ; 1 ;
|
||||
; RA~5 ; 1 ;
|
||||
; RowA[5] ; 1 ;
|
||||
; RA~4 ; 1 ;
|
||||
; RowA[4] ; 1 ;
|
||||
; RA~3 ; 1 ;
|
||||
; RowA[3] ; 1 ;
|
||||
; RA~2 ; 1 ;
|
||||
; RowA[2] ; 1 ;
|
||||
; RA~1 ; 1 ;
|
||||
; RowA[1] ; 1 ;
|
||||
; RA~0 ; 1 ;
|
||||
; RowA[0] ; 1 ;
|
||||
; RBA[1]~reg0 ; 1 ;
|
||||
; RBA[0]~reg0 ; 1 ;
|
||||
+---------------------------------------------------------------------------------------------+---------+
|
||||
|
||||
|
||||
+--------------------------------------------------+
|
||||
; Other Routing Usage Summary ;
|
||||
+-----------------------------+--------------------+
|
||||
; Other Routing Resource Type ; Usage ;
|
||||
+-----------------------------+--------------------+
|
||||
; C4s ; 152 / 784 ( 19 % ) ;
|
||||
; Direct links ; 45 / 888 ( 5 % ) ;
|
||||
; Global clocks ; 4 / 4 ( 100 % ) ;
|
||||
; LAB clocks ; 15 / 32 ( 47 % ) ;
|
||||
; LUT chains ; 22 / 216 ( 10 % ) ;
|
||||
; Local interconnects ; 270 / 888 ( 30 % ) ;
|
||||
; R4s ; 155 / 704 ( 22 % ) ;
|
||||
+-----------------------------+--------------------+
|
||||
|
||||
|
||||
+---------------------------------------------------------------------------+
|
||||
; LAB Logic Elements ;
|
||||
+--------------------------------------------+------------------------------+
|
||||
; Number of Logic Elements (Average = 7.73) ; Number of LABs (Total = 22) ;
|
||||
+--------------------------------------------+------------------------------+
|
||||
; 1 ; 0 ;
|
||||
; 2 ; 2 ;
|
||||
; 3 ; 2 ;
|
||||
; 4 ; 2 ;
|
||||
; 5 ; 0 ;
|
||||
; 6 ; 1 ;
|
||||
; 7 ; 0 ;
|
||||
; 8 ; 2 ;
|
||||
; 9 ; 0 ;
|
||||
; 10 ; 13 ;
|
||||
+--------------------------------------------+------------------------------+
|
||||
|
||||
|
||||
+-------------------------------------------------------------------+
|
||||
; LAB-wide Signals ;
|
||||
+------------------------------------+------------------------------+
|
||||
; LAB-wide Signals (Average = 1.18) ; Number of LABs (Total = 22) ;
|
||||
+------------------------------------+------------------------------+
|
||||
; 1 Clock ; 14 ;
|
||||
; 1 Clock enable ; 2 ;
|
||||
; 1 Sync. clear ; 3 ;
|
||||
; 1 Sync. load ; 1 ;
|
||||
; 2 Clocks ; 6 ;
|
||||
+------------------------------------+------------------------------+
|
||||
|
||||
|
||||
+----------------------------------------------------------------------------+
|
||||
; LAB Signals Sourced ;
|
||||
+---------------------------------------------+------------------------------+
|
||||
; Number of Signals Sourced (Average = 7.91) ; Number of LABs (Total = 22) ;
|
||||
+---------------------------------------------+------------------------------+
|
||||
; 0 ; 0 ;
|
||||
; 1 ; 0 ;
|
||||
; 2 ; 2 ;
|
||||
; 3 ; 2 ;
|
||||
; 4 ; 2 ;
|
||||
; 5 ; 0 ;
|
||||
; 6 ; 1 ;
|
||||
; 7 ; 0 ;
|
||||
; 8 ; 1 ;
|
||||
; 9 ; 1 ;
|
||||
; 10 ; 11 ;
|
||||
; 11 ; 1 ;
|
||||
; 12 ; 1 ;
|
||||
+---------------------------------------------+------------------------------+
|
||||
|
||||
|
||||
+--------------------------------------------------------------------------------+
|
||||
; LAB Signals Sourced Out ;
|
||||
+-------------------------------------------------+------------------------------+
|
||||
; Number of Signals Sourced Out (Average = 5.73) ; Number of LABs (Total = 22) ;
|
||||
+-------------------------------------------------+------------------------------+
|
||||
; 0 ; 0 ;
|
||||
; 1 ; 2 ;
|
||||
; 2 ; 2 ;
|
||||
; 3 ; 3 ;
|
||||
; 4 ; 2 ;
|
||||
; 5 ; 0 ;
|
||||
; 6 ; 4 ;
|
||||
; 7 ; 2 ;
|
||||
; 8 ; 1 ;
|
||||
; 9 ; 3 ;
|
||||
; 10 ; 3 ;
|
||||
+-------------------------------------------------+------------------------------+
|
||||
|
||||
|
||||
+-----------------------------------------------------------------------------+
|
||||
; LAB Distinct Inputs ;
|
||||
+----------------------------------------------+------------------------------+
|
||||
; Number of Distinct Inputs (Average = 10.18) ; Number of LABs (Total = 22) ;
|
||||
+----------------------------------------------+------------------------------+
|
||||
; 0 ; 0 ;
|
||||
; 1 ; 0 ;
|
||||
; 2 ; 0 ;
|
||||
; 3 ; 2 ;
|
||||
; 4 ; 1 ;
|
||||
; 5 ; 1 ;
|
||||
; 6 ; 0 ;
|
||||
; 7 ; 1 ;
|
||||
; 8 ; 2 ;
|
||||
; 9 ; 4 ;
|
||||
; 10 ; 1 ;
|
||||
; 11 ; 1 ;
|
||||
; 12 ; 2 ;
|
||||
; 13 ; 3 ;
|
||||
; 14 ; 1 ;
|
||||
; 15 ; 0 ;
|
||||
; 16 ; 1 ;
|
||||
; 17 ; 1 ;
|
||||
; 18 ; 0 ;
|
||||
; 19 ; 1 ;
|
||||
+----------------------------------------------+------------------------------+
|
||||
|
||||
|
||||
+-------------------------------------------------------------------------+
|
||||
; Fitter Device Options ;
|
||||
+----------------------------------------------+--------------------------+
|
||||
; Option ; Setting ;
|
||||
+----------------------------------------------+--------------------------+
|
||||
; Enable user-supplied start-up clock (CLKUSR) ; Off ;
|
||||
; Enable device-wide reset (DEV_CLRn) ; Off ;
|
||||
; Enable device-wide output enable (DEV_OE) ; Off ;
|
||||
; Enable INIT_DONE output ; Off ;
|
||||
; Configuration scheme ; Passive Serial ;
|
||||
; Reserve all unused pins ; As output driving ground ;
|
||||
; Base pin-out file on sameframe device ; Off ;
|
||||
+----------------------------------------------+--------------------------+
|
||||
|
||||
|
||||
+------------------------------------------------------------+
|
||||
; Estimated Delay Added for Hold Timing Summary ;
|
||||
+-----------------+----------------------+-------------------+
|
||||
; Source Clock(s) ; Destination Clock(s) ; Delay Added in ns ;
|
||||
+-----------------+----------------------+-------------------+
|
||||
; I/O ; nCRAS ; 1.3 ;
|
||||
; I/O ; RCLK ; 1.2 ;
|
||||
+-----------------+----------------------+-------------------+
|
||||
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
|
||||
This will disable optimization of problematic paths and expose them for further analysis using either the TimeQuest Timing Analyzer or the Classic Timing Analyzer.
|
||||
|
||||
|
||||
+------------------------------------------------------------+
|
||||
; Estimated Delay Added for Hold Timing Details ;
|
||||
+-----------------+----------------------+-------------------+
|
||||
; Source Register ; Destination Register ; Delay Added in ns ;
|
||||
+-----------------+----------------------+-------------------+
|
||||
; nCCAS ; CBR ; 1.303 ;
|
||||
; PHI2 ; PHI2r ; 0.610 ;
|
||||
; nCRAS ; RASr ; 0.301 ;
|
||||
+-----------------+----------------------+-------------------+
|
||||
Note: This table only shows the top 3 path(s) that have the largest delay added for hold.
|
||||
|
||||
|
||||
+-----------------+
|
||||
; Fitter Messages ;
|
||||
+-----------------+
|
||||
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
|
||||
Info (119006): Selected device EPM240T100C5 for design "RAM4GS"
|
||||
Info (21077): Low junction temperature is 0 degrees C
|
||||
Info (21077): High junction temperature is 85 degrees C
|
||||
Info (171004): Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance
|
||||
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
|
||||
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
|
||||
Info (176445): Device EPM240T100I5 is compatible
|
||||
Info (176445): Device EPM240T100A5 is compatible
|
||||
Info (176445): Device EPM570T100C5 is compatible
|
||||
Info (176445): Device EPM570T100I5 is compatible
|
||||
Info (176445): Device EPM570T100A5 is compatible
|
||||
Info (332104): Reading SDC File: 'constraints.sdc'
|
||||
Info (332144): No user constrained base clocks found in the design
|
||||
Info (332128): Timing requirements not specified -- optimizing circuit to achieve the following default global requirements
|
||||
Info (332127): Assuming a default timing requirement
|
||||
Info (332111): Found 6 clocks
|
||||
Info (332111): Period Clock Name
|
||||
Info (332111): ======== ============
|
||||
Info (332111): 1.000 ARCLK
|
||||
Info (332111): 1.000 DRCLK
|
||||
Info (332111): 1.000 nCCAS
|
||||
Info (332111): 1.000 nCRAS
|
||||
Info (332111): 1.000 PHI2
|
||||
Info (332111): 1.000 RCLK
|
||||
Info (186079): Completed User Assigned Global Signals Promotion Operation
|
||||
Info (186215): Automatically promoted signal "RCLK" to use Global clock in PIN 12
|
||||
Info (186216): Automatically promoted some destinations of signal "PHI2" to use Global clock
|
||||
Info (186217): Destination "PHI2r" may be non-global or may not use global clock
|
||||
Info (186228): Pin "PHI2" drives global clock, but is not placed in a dedicated clock pin position
|
||||
Info (186216): Automatically promoted some destinations of signal "nCRAS" to use Global clock
|
||||
Info (186217): Destination "RASr" may be non-global or may not use global clock
|
||||
Info (186228): Pin "nCRAS" drives global clock, but is not placed in a dedicated clock pin position
|
||||
Info (186216): Automatically promoted some destinations of signal "nCCAS" to use Global clock
|
||||
Info (186217): Destination "CBR" may be non-global or may not use global clock
|
||||
Info (186217): Destination "comb~2" may be non-global or may not use global clock
|
||||
Info (186217): Destination "CASr" may be non-global or may not use global clock
|
||||
Info (186228): Pin "nCCAS" drives global clock, but is not placed in a dedicated clock pin position
|
||||
Info (186079): Completed Auto Global Promotion Operation
|
||||
Info (176234): Starting register packing
|
||||
Info (186391): Fitter is using Normal packing mode for logic elements with Auto setting for Auto Packed Registers logic option
|
||||
Info (186468): Started processing fast register assignments
|
||||
Info (186469): Finished processing fast register assignments
|
||||
Info (176235): Finished register packing
|
||||
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:00
|
||||
Info (170189): Fitter placement preparation operations beginning
|
||||
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:00
|
||||
Info (170191): Fitter placement operations beginning
|
||||
Info (170137): Fitter placement was successful
|
||||
Info (170192): Fitter placement operations ending: elapsed time is 00:00:01
|
||||
Info (170193): Fitter routing operations beginning
|
||||
Info (170195): Router estimated average interconnect usage is 20% of the available device resources
|
||||
Info (170196): Router estimated peak interconnect usage is 20% of the available device resources in the region that extends from location X0_Y0 to location X8_Y5
|
||||
Info (170194): Fitter routing operations ending: elapsed time is 00:00:01
|
||||
Info (11888): Total time spent on timing analysis during the Fitter is 0.53 seconds.
|
||||
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:00
|
||||
Warning (169174): The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'.
|
||||
Info (144001): Generated suppressed messages file /Repos/RAM4GS/cpld/output_files/RAM4GS.fit.smsg
|
||||
Info: Quartus II 32-bit Fitter was successful. 0 errors, 2 warnings
|
||||
Info: Peak virtual memory: 376 megabytes
|
||||
Info: Processing ended: Thu Jul 23 02:20:50 2020
|
||||
Info: Elapsed time: 00:00:08
|
||||
Info: Total CPU time (on all processors): 00:00:08
|
||||
|
||||
|
||||
+----------------------------+
|
||||
; Fitter Suppressed Messages ;
|
||||
+----------------------------+
|
||||
The suppressed messages can be found in /Repos/RAM4GS/cpld/output_files/RAM4GS.fit.smsg.
|
||||
|
||||
|
||||
4
cpld/output_files/RAM4GS.fit.smsg
Executable file
4
cpld/output_files/RAM4GS.fit.smsg
Executable file
|
|
@ -0,0 +1,4 @@
|
|||
Extra Info (176273): Performing register packing on registers with non-logic cell location assignments
|
||||
Extra Info (176274): Completed register packing on registers with non-logic cell location assignments
|
||||
Extra Info (176244): Moving registers into LUTs to improve timing and density
|
||||
Extra Info (176245): Finished moving registers into LUTs: elapsed time is 00:00:00
|
||||
11
cpld/output_files/RAM4GS.fit.summary
Executable file
11
cpld/output_files/RAM4GS.fit.summary
Executable file
|
|
@ -0,0 +1,11 @@
|
|||
Fitter Status : Successful - Thu Jul 23 02:20:50 2020
|
||||
Quartus II 32-bit Version : 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition
|
||||
Revision Name : RAM4GS
|
||||
Top-level Entity Name : RAM4GS
|
||||
Family : MAX II
|
||||
Device : EPM240T100C5
|
||||
Timing Models : Final
|
||||
Total logic elements : 170 / 240 ( 71 % )
|
||||
Total pins : 62 / 80 ( 78 % )
|
||||
Total virtual pins : 0
|
||||
UFM blocks : 1 / 1 ( 100 % )
|
||||
126
cpld/output_files/RAM4GS.flow.rpt
Executable file
126
cpld/output_files/RAM4GS.flow.rpt
Executable file
|
|
@ -0,0 +1,126 @@
|
|||
Flow report for RAM4GS
|
||||
Thu Jul 23 02:21:02 2020
|
||||
Quartus II 32-bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
|
||||
|
||||
|
||||
---------------------
|
||||
; Table of Contents ;
|
||||
---------------------
|
||||
1. Legal Notice
|
||||
2. Flow Summary
|
||||
3. Flow Settings
|
||||
4. Flow Non-Default Global Settings
|
||||
5. Flow Elapsed Time
|
||||
6. Flow OS Summary
|
||||
7. Flow Log
|
||||
8. Flow Messages
|
||||
9. Flow Suppressed Messages
|
||||
|
||||
|
||||
|
||||
----------------
|
||||
; Legal Notice ;
|
||||
----------------
|
||||
Copyright (C) 1991-2013 Altera Corporation
|
||||
Your use of Altera Corporation's design tools, logic functions
|
||||
and other software and tools, and its AMPP partner logic
|
||||
functions, and any output files from any of the foregoing
|
||||
(including device programming or simulation files), and any
|
||||
associated documentation or information are expressly subject
|
||||
to the terms and conditions of the Altera Program License
|
||||
Subscription Agreement, Altera MegaCore Function License
|
||||
Agreement, or other applicable license agreement, including,
|
||||
without limitation, that your use is for the sole purpose of
|
||||
programming logic devices manufactured by Altera and sold by
|
||||
Altera or its authorized distributors. Please refer to the
|
||||
applicable agreement for further details.
|
||||
|
||||
|
||||
|
||||
+-----------------------------------------------------------------------------+
|
||||
; Flow Summary ;
|
||||
+---------------------------+-------------------------------------------------+
|
||||
; Flow Status ; Successful - Thu Jul 23 02:20:55 2020 ;
|
||||
; Quartus II 32-bit Version ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition ;
|
||||
; Revision Name ; RAM4GS ;
|
||||
; Top-level Entity Name ; RAM4GS ;
|
||||
; Family ; MAX II ;
|
||||
; Device ; EPM240T100C5 ;
|
||||
; Timing Models ; Final ;
|
||||
; Total logic elements ; 170 / 240 ( 71 % ) ;
|
||||
; Total pins ; 62 / 80 ( 78 % ) ;
|
||||
; Total virtual pins ; 0 ;
|
||||
; UFM blocks ; 1 / 1 ( 100 % ) ;
|
||||
+---------------------------+-------------------------------------------------+
|
||||
|
||||
|
||||
+-----------------------------------------+
|
||||
; Flow Settings ;
|
||||
+-------------------+---------------------+
|
||||
; Option ; Setting ;
|
||||
+-------------------+---------------------+
|
||||
; Start date & time ; 07/23/2020 02:20:37 ;
|
||||
; Main task ; Compilation ;
|
||||
; Revision Name ; RAM4GS ;
|
||||
+-------------------+---------------------+
|
||||
|
||||
|
||||
+------------------------------------------------------------------------------------------------------------------------+
|
||||
; Flow Non-Default Global Settings ;
|
||||
+--------------------------------------------+--------------------------------+---------------+-------------+------------+
|
||||
; Assignment Name ; Value ; Default Value ; Entity Name ; Section Id ;
|
||||
+--------------------------------------------+--------------------------------+---------------+-------------+------------+
|
||||
; ALLOW_POWER_UP_DONT_CARE ; Off ; On ; -- ; -- ;
|
||||
; COMPILER_SIGNATURE_ID ; 44085571633675.159548523602288 ; -- ; -- ; -- ;
|
||||
; ENABLE_BUS_HOLD_CIRCUITRY ; On ; Off ; -- ; -- ;
|
||||
; FITTER_EFFORT ; Standard Fit ; Auto Fit ; -- ; -- ;
|
||||
; IP_TOOL_NAME ; ALTUFM_NONE ; -- ; -- ; -- ;
|
||||
; IP_TOOL_VERSION ; 13.0 ; -- ; -- ; -- ;
|
||||
; MAX_CORE_JUNCTION_TEMP ; 85 ; -- ; -- ; -- ;
|
||||
; MIN_CORE_JUNCTION_TEMP ; 0 ; -- ; -- ; -- ;
|
||||
; OPTIMIZE_IOC_REGISTER_PLACEMENT_FOR_TIMING ; Pack All IO Registers ; Normal ; -- ; -- ;
|
||||
; OPTIMIZE_MULTI_CORNER_TIMING ; On ; Off ; -- ; -- ;
|
||||
; PLACEMENT_EFFORT_MULTIPLIER ; 10 ; 1.0 ; -- ; -- ;
|
||||
; POWER_DEFAULT_INPUT_IO_TOGGLE_RATE ; 12.5 % ; 12.5% ; -- ; -- ;
|
||||
; PROJECT_OUTPUT_DIRECTORY ; output_files ; -- ; -- ; -- ;
|
||||
; ROUTER_EFFORT_MULTIPLIER ; 10 ; 1.0 ; -- ; -- ;
|
||||
; SAFE_STATE_MACHINE ; On ; Off ; -- ; -- ;
|
||||
; SYNTH_TIMING_DRIVEN_SYNTHESIS ; Off ; -- ; -- ; -- ;
|
||||
+--------------------------------------------+--------------------------------+---------------+-------------+------------+
|
||||
|
||||
|
||||
+-------------------------------------------------------------------------------------------------------------------------------+
|
||||
; Flow Elapsed Time ;
|
||||
+---------------------------+--------------+-------------------------+---------------------+------------------------------------+
|
||||
; Module Name ; Elapsed Time ; Average Processors Used ; Peak Virtual Memory ; Total CPU Time (on all processors) ;
|
||||
+---------------------------+--------------+-------------------------+---------------------+------------------------------------+
|
||||
; Analysis & Synthesis ; 00:00:05 ; 1.0 ; 303 MB ; 00:00:05 ;
|
||||
; Fitter ; 00:00:08 ; 1.3 ; 376 MB ; 00:00:07 ;
|
||||
; Assembler ; 00:00:02 ; 1.0 ; 295 MB ; 00:00:02 ;
|
||||
; TimeQuest Timing Analyzer ; 00:00:05 ; 1.0 ; 288 MB ; 00:00:04 ;
|
||||
; Total ; 00:00:20 ; -- ; -- ; 00:00:18 ;
|
||||
+---------------------------+--------------+-------------------------+---------------------+------------------------------------+
|
||||
|
||||
|
||||
+-----------------------------------------------------------------------------------------+
|
||||
; Flow OS Summary ;
|
||||
+---------------------------+------------------+------------+------------+----------------+
|
||||
; Module Name ; Machine Hostname ; OS Name ; OS Version ; Processor type ;
|
||||
+---------------------------+------------------+------------+------------+----------------+
|
||||
; Analysis & Synthesis ; zane-c8bbf8aef2 ; Windows XP ; 5.1 ; i686 ;
|
||||
; Fitter ; zane-c8bbf8aef2 ; Windows XP ; 5.1 ; i686 ;
|
||||
; Assembler ; zane-c8bbf8aef2 ; Windows XP ; 5.1 ; i686 ;
|
||||
; TimeQuest Timing Analyzer ; zane-c8bbf8aef2 ; Windows XP ; 5.1 ; i686 ;
|
||||
+---------------------------+------------------+------------+------------+----------------+
|
||||
|
||||
|
||||
------------
|
||||
; Flow Log ;
|
||||
------------
|
||||
quartus_map --read_settings_files=on --write_settings_files=off RAM4GS -c RAM4GS
|
||||
quartus_fit --read_settings_files=off --write_settings_files=off RAM4GS -c RAM4GS
|
||||
quartus_asm --read_settings_files=off --write_settings_files=off RAM4GS -c RAM4GS
|
||||
quartus_sta RAM4GS -c RAM4GS
|
||||
|
||||
|
||||
|
||||
8
cpld/output_files/RAM4GS.jdi
Executable file
8
cpld/output_files/RAM4GS.jdi
Executable file
|
|
@ -0,0 +1,8 @@
|
|||
<sld_project_info>
|
||||
<project>
|
||||
<hash md5_digest_80b="6d7ef2df313eca11db51"/>
|
||||
</project>
|
||||
<file_info>
|
||||
<file device="EPM240T100C5" path="RAM4GS.sof" usercode="0xFFFFFFFF"/>
|
||||
</file_info>
|
||||
</sld_project_info>
|
||||
315
cpld/output_files/RAM4GS.map.rpt
Executable file
315
cpld/output_files/RAM4GS.map.rpt
Executable file
|
|
@ -0,0 +1,315 @@
|
|||
Analysis & Synthesis report for RAM4GS
|
||||
Thu Jul 23 02:20:40 2020
|
||||
Quartus II 32-bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
|
||||
|
||||
|
||||
---------------------
|
||||
; Table of Contents ;
|
||||
---------------------
|
||||
1. Legal Notice
|
||||
2. Analysis & Synthesis Summary
|
||||
3. Analysis & Synthesis Settings
|
||||
4. Parallel Compilation
|
||||
5. Analysis & Synthesis Source Files Read
|
||||
6. Analysis & Synthesis Resource Usage Summary
|
||||
7. Analysis & Synthesis Resource Utilization by Entity
|
||||
8. Analysis & Synthesis IP Cores Summary
|
||||
9. General Register Statistics
|
||||
10. Inverted Register Statistics
|
||||
11. Multiplexer Restructuring Statistics (Restructuring Performed)
|
||||
12. Port Connectivity Checks: "UFM:UFM_inst"
|
||||
13. Analysis & Synthesis Messages
|
||||
14. Analysis & Synthesis Suppressed Messages
|
||||
|
||||
|
||||
|
||||
----------------
|
||||
; Legal Notice ;
|
||||
----------------
|
||||
Copyright (C) 1991-2013 Altera Corporation
|
||||
Your use of Altera Corporation's design tools, logic functions
|
||||
and other software and tools, and its AMPP partner logic
|
||||
functions, and any output files from any of the foregoing
|
||||
(including device programming or simulation files), and any
|
||||
associated documentation or information are expressly subject
|
||||
to the terms and conditions of the Altera Program License
|
||||
Subscription Agreement, Altera MegaCore Function License
|
||||
Agreement, or other applicable license agreement, including,
|
||||
without limitation, that your use is for the sole purpose of
|
||||
programming logic devices manufactured by Altera and sold by
|
||||
Altera or its authorized distributors. Please refer to the
|
||||
applicable agreement for further details.
|
||||
|
||||
|
||||
|
||||
+-------------------------------------------------------------------------------+
|
||||
; Analysis & Synthesis Summary ;
|
||||
+-----------------------------+-------------------------------------------------+
|
||||
; Analysis & Synthesis Status ; Successful - Thu Jul 23 02:20:40 2020 ;
|
||||
; Quartus II 32-bit Version ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition ;
|
||||
; Revision Name ; RAM4GS ;
|
||||
; Top-level Entity Name ; RAM4GS ;
|
||||
; Family ; MAX II ;
|
||||
; Total logic elements ; 178 ;
|
||||
; Total pins ; 62 ;
|
||||
; Total virtual pins ; 0 ;
|
||||
; UFM blocks ; 1 / 1 ( 100 % ) ;
|
||||
+-----------------------------+-------------------------------------------------+
|
||||
|
||||
|
||||
+----------------------------------------------------------------------------------------------------------------------+
|
||||
; Analysis & Synthesis Settings ;
|
||||
+----------------------------------------------------------------------------+--------------------+--------------------+
|
||||
; Option ; Setting ; Default Value ;
|
||||
+----------------------------------------------------------------------------+--------------------+--------------------+
|
||||
; Device ; EPM240T100C5 ; ;
|
||||
; Top-level entity name ; RAM4GS ; RAM4GS ;
|
||||
; Family name ; MAX II ; Cyclone IV GX ;
|
||||
; Safe State Machine ; On ; Off ;
|
||||
; Power-Up Don't Care ; Off ; On ;
|
||||
; Use smart compilation ; Off ; Off ;
|
||||
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On ; On ;
|
||||
; Enable compact report table ; Off ; Off ;
|
||||
; Restructure Multiplexers ; Auto ; Auto ;
|
||||
; Create Debugging Nodes for IP Cores ; Off ; Off ;
|
||||
; Preserve fewer node names ; On ; On ;
|
||||
; Disable OpenCore Plus hardware evaluation ; Off ; Off ;
|
||||
; Verilog Version ; Verilog_2001 ; Verilog_2001 ;
|
||||
; VHDL Version ; VHDL_1993 ; VHDL_1993 ;
|
||||
; State Machine Processing ; Auto ; Auto ;
|
||||
; Extract Verilog State Machines ; On ; On ;
|
||||
; Extract VHDL State Machines ; On ; On ;
|
||||
; Ignore Verilog initial constructs ; Off ; Off ;
|
||||
; Iteration limit for constant Verilog loops ; 5000 ; 5000 ;
|
||||
; Iteration limit for non-constant Verilog loops ; 250 ; 250 ;
|
||||
; Add Pass-Through Logic to Inferred RAMs ; On ; On ;
|
||||
; Infer RAMs from Raw Logic ; On ; On ;
|
||||
; Parallel Synthesis ; On ; On ;
|
||||
; NOT Gate Push-Back ; On ; On ;
|
||||
; Remove Redundant Logic Cells ; Off ; Off ;
|
||||
; Remove Duplicate Registers ; On ; On ;
|
||||
; Ignore CARRY Buffers ; Off ; Off ;
|
||||
; Ignore CASCADE Buffers ; Off ; Off ;
|
||||
; Ignore GLOBAL Buffers ; Off ; Off ;
|
||||
; Ignore ROW GLOBAL Buffers ; Off ; Off ;
|
||||
; Ignore LCELL Buffers ; Off ; Off ;
|
||||
; Ignore SOFT Buffers ; On ; On ;
|
||||
; Limit AHDL Integers to 32 Bits ; Off ; Off ;
|
||||
; Optimization Technique ; Balanced ; Balanced ;
|
||||
; Carry Chain Length ; 70 ; 70 ;
|
||||
; Auto Carry Chains ; On ; On ;
|
||||
; Auto Open-Drain Pins ; On ; On ;
|
||||
; Perform WYSIWYG Primitive Resynthesis ; Off ; Off ;
|
||||
; Auto Shift Register Replacement ; Auto ; Auto ;
|
||||
; Allow Shift Register Merging across Hierarchies ; Auto ; Auto ;
|
||||
; Auto Clock Enable Replacement ; On ; On ;
|
||||
; Allow Synchronous Control Signals ; On ; On ;
|
||||
; Force Use of Synchronous Clear Signals ; Off ; Off ;
|
||||
; Auto Resource Sharing ; Off ; Off ;
|
||||
; Use LogicLock Constraints during Resource Balancing ; On ; On ;
|
||||
; Ignore translate_off and synthesis_off directives ; Off ; Off ;
|
||||
; Report Parameter Settings ; On ; On ;
|
||||
; Report Source Assignments ; On ; On ;
|
||||
; Report Connectivity Checks ; On ; On ;
|
||||
; Ignore Maximum Fan-Out Assignments ; Off ; Off ;
|
||||
; Synchronization Register Chain Length ; 2 ; 2 ;
|
||||
; PowerPlay Power Optimization ; Normal compilation ; Normal compilation ;
|
||||
; HDL message level ; Level2 ; Level2 ;
|
||||
; Suppress Register Optimization Related Messages ; Off ; Off ;
|
||||
; Number of Removed Registers Reported in Synthesis Report ; 5000 ; 5000 ;
|
||||
; Number of Swept Nodes Reported in Synthesis Report ; 5000 ; 5000 ;
|
||||
; Number of Inverted Registers Reported in Synthesis Report ; 100 ; 100 ;
|
||||
; Clock MUX Protection ; On ; On ;
|
||||
; Block Design Naming ; Auto ; Auto ;
|
||||
; Synthesis Effort ; Auto ; Auto ;
|
||||
; Shift Register Replacement - Allow Asynchronous Clear Signal ; On ; On ;
|
||||
; Pre-Mapping Resynthesis Optimization ; Off ; Off ;
|
||||
; Analysis & Synthesis Message Level ; Medium ; Medium ;
|
||||
; Disable Register Merging Across Hierarchies ; Auto ; Auto ;
|
||||
; Synthesis Seed ; 1 ; 1 ;
|
||||
+----------------------------------------------------------------------------+--------------------+--------------------+
|
||||
|
||||
|
||||
+------------------------------------------+
|
||||
; Parallel Compilation ;
|
||||
+----------------------------+-------------+
|
||||
; Processors ; Number ;
|
||||
+----------------------------+-------------+
|
||||
; Number detected on machine ; 2 ;
|
||||
; Maximum allowed ; 2 ;
|
||||
; ; ;
|
||||
; Average used ; 1.00 ;
|
||||
; Maximum used ; 1 ;
|
||||
; ; ;
|
||||
; Usage by Processor ; % Time Used ;
|
||||
; Processor 1 ; 100.0% ;
|
||||
; Processor 2 ; 0.0% ;
|
||||
+----------------------------+-------------+
|
||||
|
||||
|
||||
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
|
||||
; Analysis & Synthesis Source Files Read ;
|
||||
+----------------------------------+-----------------+----------------------------------+-----------------------------------------------------------+---------+
|
||||
; File Name with User-Entered Path ; Used in Netlist ; File Type ; File Name with Absolute Path ; Library ;
|
||||
+----------------------------------+-----------------+----------------------------------+-----------------------------------------------------------+---------+
|
||||
; RAM4GS.v ; yes ; User Verilog HDL File ; //vmware-host/Shared Folders/Repos/RAM4GS/cpld/RAM4GS.v ; ;
|
||||
; RAM4GS.mif ; yes ; User Memory Initialization File ; //vmware-host/Shared Folders/Repos/RAM4GS/cpld/RAM4GS.mif ; ;
|
||||
; UFM.v ; yes ; User Wizard-Generated File ; //vmware-host/Shared Folders/Repos/RAM4GS/cpld/UFM.v ; ;
|
||||
+----------------------------------+-----------------+----------------------------------+-----------------------------------------------------------+---------+
|
||||
|
||||
|
||||
+-----------------------------------------------------+
|
||||
; Analysis & Synthesis Resource Usage Summary ;
|
||||
+---------------------------------------------+-------+
|
||||
; Resource ; Usage ;
|
||||
+---------------------------------------------+-------+
|
||||
; Total logic elements ; 178 ;
|
||||
; -- Combinational with no register ; 82 ;
|
||||
; -- Register only ; 29 ;
|
||||
; -- Combinational with a register ; 67 ;
|
||||
; ; ;
|
||||
; Logic element usage by number of LUT inputs ; ;
|
||||
; -- 4 input functions ; 57 ;
|
||||
; -- 3 input functions ; 41 ;
|
||||
; -- 2 input functions ; 42 ;
|
||||
; -- 1 input functions ; 8 ;
|
||||
; -- 0 input functions ; 1 ;
|
||||
; ; ;
|
||||
; Logic elements by mode ; ;
|
||||
; -- normal mode ; 162 ;
|
||||
; -- arithmetic mode ; 16 ;
|
||||
; -- qfbk mode ; 0 ;
|
||||
; -- register cascade mode ; 0 ;
|
||||
; -- synchronous clear/load mode ; 9 ;
|
||||
; -- asynchronous clear/load mode ; 0 ;
|
||||
; ; ;
|
||||
; Total registers ; 96 ;
|
||||
; Total logic cells in carry chains ; 17 ;
|
||||
; I/O pins ; 62 ;
|
||||
; UFM blocks ; 1 ;
|
||||
; Maximum fan-out node ; RCLK ;
|
||||
; Maximum fan-out ; 54 ;
|
||||
; Total fan-out ; 643 ;
|
||||
; Average fan-out ; 2.67 ;
|
||||
+---------------------------------------------+-------+
|
||||
|
||||
|
||||
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|
||||
; Analysis & Synthesis Resource Utilization by Entity ;
|
||||
+-----------------------------------------------------------+-------------+--------------+------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+------------------------------------------------------------------------+--------------+
|
||||
; Compilation Hierarchy Node ; Logic Cells ; LC Registers ; UFM Blocks ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Carry Chain LCs ; Packed LCs ; Full Hierarchy Name ; Library Name ;
|
||||
+-----------------------------------------------------------+-------------+--------------+------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+------------------------------------------------------------------------+--------------+
|
||||
; |RAM4GS ; 178 (178) ; 96 ; 1 ; 62 ; 0 ; 82 (82) ; 29 (29) ; 67 (67) ; 17 (17) ; 0 (0) ; |RAM4GS ; work ;
|
||||
; |UFM:UFM_inst| ; 0 (0) ; 0 ; 1 ; 0 ; 0 ; 0 (0) ; 0 (0) ; 0 (0) ; 0 (0) ; 0 (0) ; |RAM4GS|UFM:UFM_inst ; work ;
|
||||
; |UFM_altufm_none_1br:UFM_altufm_none_1br_component| ; 0 (0) ; 0 ; 1 ; 0 ; 0 ; 0 (0) ; 0 (0) ; 0 (0) ; 0 (0) ; 0 (0) ; |RAM4GS|UFM:UFM_inst|UFM_altufm_none_1br:UFM_altufm_none_1br_component ; work ;
|
||||
+-----------------------------------------------------------+-------------+--------------+------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+------------------------------------------------------------------------+--------------+
|
||||
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.
|
||||
|
||||
|
||||
+---------------------------------------------------------------------------------------------------------------------------------------------+
|
||||
; Analysis & Synthesis IP Cores Summary ;
|
||||
+--------+--------------+---------+--------------+--------------+----------------------+------------------------------------------------------+
|
||||
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance ; IP Include File ;
|
||||
+--------+--------------+---------+--------------+--------------+----------------------+------------------------------------------------------+
|
||||
; Altera ; ALTUFM_NONE ; 13.0 ; N/A ; N/A ; |RAM4GS|UFM:UFM_inst ; //vmware-host/Shared Folders/Repos/RAM4GS/cpld/UFM.v ;
|
||||
+--------+--------------+---------+--------------+--------------+----------------------+------------------------------------------------------+
|
||||
|
||||
|
||||
+------------------------------------------------------+
|
||||
; General Register Statistics ;
|
||||
+----------------------------------------------+-------+
|
||||
; Statistic ; Value ;
|
||||
+----------------------------------------------+-------+
|
||||
; Total registers ; 96 ;
|
||||
; Number of registers using Synchronous Clear ; 6 ;
|
||||
; Number of registers using Synchronous Load ; 3 ;
|
||||
; Number of registers using Asynchronous Clear ; 0 ;
|
||||
; Number of registers using Asynchronous Load ; 0 ;
|
||||
; Number of registers using Clock Enable ; 10 ;
|
||||
; Number of registers using Preset ; 0 ;
|
||||
+----------------------------------------------+-------+
|
||||
|
||||
|
||||
+--------------------------------------------------+
|
||||
; Inverted Register Statistics ;
|
||||
+----------------------------------------+---------+
|
||||
; Inverted Register ; Fan out ;
|
||||
+----------------------------------------+---------+
|
||||
; nRCS~reg0 ; 1 ;
|
||||
; nRWE~reg0 ; 1 ;
|
||||
; nRRAS~reg0 ; 1 ;
|
||||
; nRCAS~reg0 ; 1 ;
|
||||
; Total number of inverted registers = 4 ; ;
|
||||
+----------------------------------------+---------+
|
||||
|
||||
|
||||
+------------------------------------------------------------------------------------------------------------------------------------------+
|
||||
; Multiplexer Restructuring Statistics (Restructuring Performed) ;
|
||||
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------+
|
||||
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output ;
|
||||
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------+
|
||||
; 3:1 ; 2 bits ; 4 LEs ; 4 LEs ; 0 LEs ; Yes ; |RAM4GS|S[0] ;
|
||||
; 4:1 ; 2 bits ; 4 LEs ; 4 LEs ; 0 LEs ; Yes ; |RAM4GS|C1Submitted ;
|
||||
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------+
|
||||
|
||||
|
||||
+-------------------------------------------------------------------------------------------------------------------+
|
||||
; Port Connectivity Checks: "UFM:UFM_inst" ;
|
||||
+---------+--------+----------+-------------------------------------------------------------------------------------+
|
||||
; Port ; Type ; Severity ; Details ;
|
||||
+---------+--------+----------+-------------------------------------------------------------------------------------+
|
||||
; ardin ; Input ; Info ; Stuck at GND ;
|
||||
; busy ; Output ; Info ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
|
||||
; osc ; Output ; Info ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
|
||||
; rtpbusy ; Output ; Info ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
|
||||
+---------+--------+----------+-------------------------------------------------------------------------------------+
|
||||
|
||||
|
||||
+-------------------------------+
|
||||
; Analysis & Synthesis Messages ;
|
||||
+-------------------------------+
|
||||
Info: *******************************************************************
|
||||
Info: Running Quartus II 32-bit Analysis & Synthesis
|
||||
Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
|
||||
Info: Processing started: Thu Jul 23 02:20:35 2020
|
||||
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off RAM4GS -c RAM4GS
|
||||
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
|
||||
Info (12021): Found 1 design units, including 1 entities, in source file ram4gs.v
|
||||
Info (12023): Found entity 1: RAM4GS
|
||||
Info (12021): Found 2 design units, including 2 entities, in source file ufm.v
|
||||
Info (12023): Found entity 1: UFM_altufm_none_1br
|
||||
Info (12023): Found entity 2: UFM
|
||||
Info (12127): Elaborating entity "RAM4GS" for the top level hierarchy
|
||||
Warning (10230): Verilog HDL assignment warning at RAM4GS.v(154): truncated value with size 32 to match size of target (2)
|
||||
Warning (10230): Verilog HDL assignment warning at RAM4GS.v(159): truncated value with size 32 to match size of target (18)
|
||||
Warning (10230): Verilog HDL assignment warning at RAM4GS.v(286): truncated value with size 32 to match size of target (4)
|
||||
Info (12128): Elaborating entity "UFM" for hierarchy "UFM:UFM_inst"
|
||||
Info (12128): Elaborating entity "UFM_altufm_none_1br" for hierarchy "UFM:UFM_inst|UFM_altufm_none_1br:UFM_altufm_none_1br_component"
|
||||
Warning (18029): Output pin "Dout[0]" driven by bidirectional pin "RD[0]" cannot be tri-stated
|
||||
Warning (18029): Output pin "Dout[1]" driven by bidirectional pin "RD[1]" cannot be tri-stated
|
||||
Warning (18029): Output pin "Dout[2]" driven by bidirectional pin "RD[2]" cannot be tri-stated
|
||||
Warning (18029): Output pin "Dout[3]" driven by bidirectional pin "RD[3]" cannot be tri-stated
|
||||
Warning (18029): Output pin "Dout[4]" driven by bidirectional pin "RD[4]" cannot be tri-stated
|
||||
Warning (18029): Output pin "Dout[5]" driven by bidirectional pin "RD[5]" cannot be tri-stated
|
||||
Warning (18029): Output pin "Dout[6]" driven by bidirectional pin "RD[6]" cannot be tri-stated
|
||||
Warning (18029): Output pin "Dout[7]" driven by bidirectional pin "RD[7]" cannot be tri-stated
|
||||
Info (21057): Implemented 241 device resources after synthesis - the final resource count might be different
|
||||
Info (21058): Implemented 25 input pins
|
||||
Info (21059): Implemented 29 output pins
|
||||
Info (21060): Implemented 8 bidirectional pins
|
||||
Info (21061): Implemented 178 logic cells
|
||||
Info (21070): Implemented 1 User Flash Memory blocks
|
||||
Info (144001): Generated suppressed messages file /Repos/RAM4GS/cpld/output_files/RAM4GS.map.smsg
|
||||
Info: Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 11 warnings
|
||||
Info: Peak virtual memory: 303 megabytes
|
||||
Info: Processing ended: Thu Jul 23 02:20:41 2020
|
||||
Info: Elapsed time: 00:00:06
|
||||
Info: Total CPU time (on all processors): 00:00:05
|
||||
|
||||
|
||||
+------------------------------------------+
|
||||
; Analysis & Synthesis Suppressed Messages ;
|
||||
+------------------------------------------+
|
||||
The suppressed messages can be found in /Repos/RAM4GS/cpld/output_files/RAM4GS.map.smsg.
|
||||
|
||||
|
||||
3
cpld/output_files/RAM4GS.map.smsg
Executable file
3
cpld/output_files/RAM4GS.map.smsg
Executable file
|
|
@ -0,0 +1,3 @@
|
|||
Warning (10273): Verilog HDL warning at RAM4GS.v(52): extended using "x" or "z"
|
||||
Warning (10463): Verilog HDL Declaration warning at UFM.v(72): "program" is SystemVerilog-2005 keyword
|
||||
Warning (10463): Verilog HDL Declaration warning at UFM.v(188): "program" is SystemVerilog-2005 keyword
|
||||
9
cpld/output_files/RAM4GS.map.summary
Executable file
9
cpld/output_files/RAM4GS.map.summary
Executable file
|
|
@ -0,0 +1,9 @@
|
|||
Analysis & Synthesis Status : Successful - Thu Jul 23 02:20:40 2020
|
||||
Quartus II 32-bit Version : 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition
|
||||
Revision Name : RAM4GS
|
||||
Top-level Entity Name : RAM4GS
|
||||
Family : MAX II
|
||||
Total logic elements : 178
|
||||
Total pins : 62
|
||||
Total virtual pins : 0
|
||||
UFM blocks : 1 / 1 ( 100 % )
|
||||
164
cpld/output_files/RAM4GS.pin
Executable file
164
cpld/output_files/RAM4GS.pin
Executable file
|
|
@ -0,0 +1,164 @@
|
|||
-- Copyright (C) 1991-2013 Altera Corporation
|
||||
-- Your use of Altera Corporation's design tools, logic functions
|
||||
-- and other software and tools, and its AMPP partner logic
|
||||
-- functions, and any output files from any of the foregoing
|
||||
-- (including device programming or simulation files), and any
|
||||
-- associated documentation or information are expressly subject
|
||||
-- to the terms and conditions of the Altera Program License
|
||||
-- Subscription Agreement, Altera MegaCore Function License
|
||||
-- Agreement, or other applicable license agreement, including,
|
||||
-- without limitation, that your use is for the sole purpose of
|
||||
-- programming logic devices manufactured by Altera and sold by
|
||||
-- Altera or its authorized distributors. Please refer to the
|
||||
-- applicable agreement for further details.
|
||||
--
|
||||
-- This is a Quartus II output file. It is for reporting purposes only, and is
|
||||
-- not intended for use as a Quartus II input file. This file cannot be used
|
||||
-- to make Quartus II pin assignments - for instructions on how to make pin
|
||||
-- assignments, please see Quartus II help.
|
||||
---------------------------------------------------------------------------------
|
||||
|
||||
|
||||
|
||||
---------------------------------------------------------------------------------
|
||||
-- NC : No Connect. This pin has no internal connection to the device.
|
||||
-- DNU : Do Not Use. This pin MUST NOT be connected.
|
||||
-- VCCINT : Dedicated power pin, which MUST be connected to VCC (2.5V/3.3V).
|
||||
-- VCCIO : Dedicated power pin, which MUST be connected to VCC
|
||||
-- of its bank.
|
||||
-- Bank 1: 3.3V
|
||||
-- Bank 2: 3.3V
|
||||
-- GND : Dedicated ground pin. Dedicated GND pins MUST be connected to GND.
|
||||
-- It can also be used to report unused dedicated pins. The connection
|
||||
-- on the board for unused dedicated pins depends on whether this will
|
||||
-- be used in a future design. One example is device migration. When
|
||||
-- using device migration, refer to the device pin-tables. If it is a
|
||||
-- GND pin in the pin table or if it will not be used in a future design
|
||||
-- for another purpose the it MUST be connected to GND. If it is an unused
|
||||
-- dedicated pin, then it can be connected to a valid signal on the board
|
||||
-- (low, high, or toggling) if that signal is required for a different
|
||||
-- revision of the design.
|
||||
-- GND+ : Unused input pin. It can also be used to report unused dual-purpose pins.
|
||||
-- This pin should be connected to GND. It may also be connected to a
|
||||
-- valid signal on the board (low, high, or toggling) if that signal
|
||||
-- is required for a different revision of the design.
|
||||
-- GND* : Unused I/O pin. Connect each pin marked GND* directly to GND
|
||||
-- or leave it unconnected.
|
||||
-- RESERVED : Unused I/O pin, which MUST be left unconnected.
|
||||
-- RESERVED_INPUT : Pin is tri-stated and should be connected to the board.
|
||||
-- RESERVED_INPUT_WITH_WEAK_PULLUP : Pin is tri-stated with internal weak pull-up resistor.
|
||||
-- RESERVED_INPUT_WITH_BUS_HOLD : Pin is tri-stated with bus-hold circuitry.
|
||||
-- RESERVED_OUTPUT_DRIVEN_HIGH : Pin is output driven high.
|
||||
---------------------------------------------------------------------------------
|
||||
|
||||
|
||||
|
||||
---------------------------------------------------------------------------------
|
||||
-- Pin directions (input, output or bidir) are based on device operating in user mode.
|
||||
---------------------------------------------------------------------------------
|
||||
|
||||
Quartus II 32-bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
|
||||
CHIP "RAM4GS" ASSIGNED TO AN: EPM240T100C5
|
||||
|
||||
Pin Name/Usage : Location : Dir. : I/O Standard : Voltage : I/O Bank : User Assignment
|
||||
-------------------------------------------------------------------------------------------------------------
|
||||
GND* : 1 : : : : 2 :
|
||||
RDQMH : 2 : output : 3.3-V LVCMOS : : 1 : Y
|
||||
nRCS : 3 : output : 3.3-V LVCMOS : : 1 : Y
|
||||
nRCAS : 4 : output : 3.3-V LVCMOS : : 1 : Y
|
||||
RBA[0] : 5 : output : 3.3-V LVCMOS : : 1 : Y
|
||||
nRRAS : 6 : output : 3.3-V LVCMOS : : 1 : Y
|
||||
RA[11] : 7 : output : 3.3-V LVCMOS : : 1 : Y
|
||||
RCKE : 8 : output : 3.3-V LVCMOS : : 1 : Y
|
||||
VCCIO1 : 9 : power : : 3.3V : 1 :
|
||||
GNDIO : 10 : gnd : : : :
|
||||
GNDINT : 11 : gnd : : : :
|
||||
RCLK : 12 : input : 3.3-V LVCMOS : : 1 : Y
|
||||
VCCINT : 13 : power : : 2.5V/3.3V : :
|
||||
RBA[1] : 14 : output : 3.3-V LVCMOS : : 1 : Y
|
||||
RA[9] : 15 : output : 3.3-V LVCMOS : : 1 : Y
|
||||
RA[10] : 16 : output : 3.3-V LVCMOS : : 1 : Y
|
||||
RA[8] : 17 : output : 3.3-V LVCMOS : : 1 : Y
|
||||
RA[0] : 18 : output : 3.3-V LVCMOS : : 1 : Y
|
||||
RA[7] : 19 : output : 3.3-V LVCMOS : : 1 : Y
|
||||
RA[1] : 20 : output : 3.3-V LVCMOS : : 1 : Y
|
||||
RA[6] : 21 : output : 3.3-V LVCMOS : : 1 : Y
|
||||
TMS : 22 : input : : : 1 :
|
||||
TDI : 23 : input : : : 1 :
|
||||
TCK : 24 : input : : : 1 :
|
||||
TDO : 25 : output : : : 1 :
|
||||
RA[4] : 26 : output : 3.3-V LVCMOS : : 1 : Y
|
||||
RA[3] : 27 : output : 3.3-V LVCMOS : : 1 : Y
|
||||
Dout[5] : 28 : output : 3.3-V LVCMOS : : 1 : Y
|
||||
RA[5] : 29 : output : 3.3-V LVCMOS : : 1 : Y
|
||||
RA[2] : 30 : output : 3.3-V LVCMOS : : 1 : Y
|
||||
VCCIO1 : 31 : power : : 3.3V : 1 :
|
||||
GNDIO : 32 : gnd : : : :
|
||||
Dout[0] : 33 : output : 3.3-V LVCMOS : : 1 : Y
|
||||
Dout[6] : 34 : output : 3.3-V LVCMOS : : 1 : Y
|
||||
Din[2] : 35 : input : 3.3-V LVCMOS : : 1 : Y
|
||||
Din[1] : 36 : input : 3.3-V LVCMOS : : 1 : Y
|
||||
Din[3] : 37 : input : 3.3-V LVCMOS : : 1 : Y
|
||||
Din[5] : 38 : input : 3.3-V LVCMOS : : 1 : Y
|
||||
Din[4] : 39 : input : 3.3-V LVCMOS : : 1 : Y
|
||||
Din[7] : 40 : input : 3.3-V LVCMOS : : 1 : Y
|
||||
Din[6] : 41 : input : 3.3-V LVCMOS : : 1 : Y
|
||||
Din[0] : 42 : input : 3.3-V LVCMOS : : 1 : Y
|
||||
Dout[7] : 43 : output : 3.3-V LVCMOS : : 1 : Y
|
||||
Dout[4] : 44 : output : 3.3-V LVCMOS : : 1 : Y
|
||||
VCCIO1 : 45 : power : : 3.3V : 1 :
|
||||
GNDIO : 46 : gnd : : : :
|
||||
Dout[3] : 47 : output : 3.3-V LVCMOS : : 1 : Y
|
||||
nFWE : 48 : input : 3.3-V LVCMOS : : 1 : Y
|
||||
MAin[0] : 49 : input : 3.3-V LVCMOS : : 1 : Y
|
||||
MAin[2] : 50 : input : 3.3-V LVCMOS : : 1 : Y
|
||||
MAin[1] : 51 : input : 3.3-V LVCMOS : : 1 : Y
|
||||
PHI2 : 52 : input : 3.3-V LVCMOS : : 2 : Y
|
||||
nCCAS : 53 : input : 3.3-V LVCMOS : : 2 : Y
|
||||
CROW[0] : 54 : input : 3.3-V LVCMOS : : 2 : Y
|
||||
CROW[1] : 55 : input : 3.3-V LVCMOS : : 2 : Y
|
||||
Dout[2] : 56 : output : 3.3-V LVCMOS : : 2 : Y
|
||||
Dout[1] : 57 : output : 3.3-V LVCMOS : : 2 : Y
|
||||
GND* : 58 : : : : 2 :
|
||||
VCCIO2 : 59 : power : : 3.3V : 2 :
|
||||
GNDIO : 60 : gnd : : : :
|
||||
GND* : 61 : : : : 2 :
|
||||
GND* : 62 : : : : 2 :
|
||||
VCCINT : 63 : power : : 2.5V/3.3V : :
|
||||
GND* : 64 : : : : 2 :
|
||||
GNDINT : 65 : gnd : : : :
|
||||
GND* : 66 : : : : 2 :
|
||||
nCRAS : 67 : input : 3.3-V LVCMOS : : 2 : Y
|
||||
MAin[7] : 68 : input : 3.3-V LVCMOS : : 2 : Y
|
||||
MAin[5] : 69 : input : 3.3-V LVCMOS : : 2 : Y
|
||||
MAin[4] : 70 : input : 3.3-V LVCMOS : : 2 : Y
|
||||
MAin[3] : 71 : input : 3.3-V LVCMOS : : 2 : Y
|
||||
MAin[6] : 72 : input : 3.3-V LVCMOS : : 2 : Y
|
||||
MAin[8] : 73 : input : 3.3-V LVCMOS : : 2 : Y
|
||||
MAin[9] : 74 : input : 3.3-V LVCMOS : : 2 : Y
|
||||
GND* : 75 : : : : 2 :
|
||||
GND* : 76 : : : : 2 :
|
||||
GND* : 77 : : : : 2 :
|
||||
GND* : 78 : : : : 2 :
|
||||
GNDIO : 79 : gnd : : : :
|
||||
VCCIO2 : 80 : power : : 3.3V : 2 :
|
||||
GND* : 81 : : : : 2 :
|
||||
GND* : 82 : : : : 2 :
|
||||
GND* : 83 : : : : 2 :
|
||||
GND* : 84 : : : : 2 :
|
||||
GND* : 85 : : : : 2 :
|
||||
GND* : 86 : : : : 2 :
|
||||
GND* : 87 : : : : 2 :
|
||||
GND* : 88 : : : : 2 :
|
||||
RD[2] : 89 : bidir : 3.3-V LVCMOS : : 2 : Y
|
||||
RD[1] : 90 : bidir : 3.3-V LVCMOS : : 2 : Y
|
||||
RD[5] : 91 : bidir : 3.3-V LVCMOS : : 2 : Y
|
||||
RD[4] : 92 : bidir : 3.3-V LVCMOS : : 2 : Y
|
||||
GNDIO : 93 : gnd : : : :
|
||||
VCCIO2 : 94 : power : : 3.3V : 2 :
|
||||
RD[6] : 95 : bidir : 3.3-V LVCMOS : : 2 : Y
|
||||
RD[0] : 96 : bidir : 3.3-V LVCMOS : : 2 : Y
|
||||
RD[7] : 97 : bidir : 3.3-V LVCMOS : : 2 : Y
|
||||
RDQML : 98 : output : 3.3-V LVCMOS : : 2 : Y
|
||||
RD[3] : 99 : bidir : 3.3-V LVCMOS : : 2 : Y
|
||||
nRWE : 100 : output : 3.3-V LVCMOS : : 2 : Y
|
||||
BIN
cpld/output_files/RAM4GS.pof
Executable file
BIN
cpld/output_files/RAM4GS.pof
Executable file
Binary file not shown.
1588
cpld/output_files/RAM4GS.sta.rpt
Executable file
1588
cpld/output_files/RAM4GS.sta.rpt
Executable file
File diff suppressed because it is too large
Load Diff
69
cpld/output_files/RAM4GS.sta.summary
Executable file
69
cpld/output_files/RAM4GS.sta.summary
Executable file
|
|
@ -0,0 +1,69 @@
|
|||
------------------------------------------------------------
|
||||
TimeQuest Timing Analyzer Summary
|
||||
------------------------------------------------------------
|
||||
|
||||
Type : Setup 'ARCLK'
|
||||
Slack : -99.000
|
||||
TNS : -99.000
|
||||
|
||||
Type : Setup 'DRCLK'
|
||||
Slack : -99.000
|
||||
TNS : -99.000
|
||||
|
||||
Type : Setup 'PHI2'
|
||||
Slack : -9.292
|
||||
TNS : -92.804
|
||||
|
||||
Type : Setup 'RCLK'
|
||||
Slack : -8.365
|
||||
TNS : -253.063
|
||||
|
||||
Type : Setup 'nCRAS'
|
||||
Slack : -0.490
|
||||
TNS : -0.577
|
||||
|
||||
Type : Hold 'DRCLK'
|
||||
Slack : -16.306
|
||||
TNS : -16.306
|
||||
|
||||
Type : Hold 'ARCLK'
|
||||
Slack : -16.272
|
||||
TNS : -16.272
|
||||
|
||||
Type : Hold 'RCLK'
|
||||
Slack : -0.874
|
||||
TNS : -0.874
|
||||
|
||||
Type : Hold 'PHI2'
|
||||
Slack : -0.396
|
||||
TNS : -0.396
|
||||
|
||||
Type : Hold 'nCRAS'
|
||||
Slack : -0.125
|
||||
TNS : -0.125
|
||||
|
||||
Type : Minimum Pulse Width 'ARCLK'
|
||||
Slack : -29.500
|
||||
TNS : -59.000
|
||||
|
||||
Type : Minimum Pulse Width 'DRCLK'
|
||||
Slack : -29.500
|
||||
TNS : -59.000
|
||||
|
||||
Type : Minimum Pulse Width 'PHI2'
|
||||
Slack : -2.289
|
||||
TNS : -2.289
|
||||
|
||||
Type : Minimum Pulse Width 'RCLK'
|
||||
Slack : -2.289
|
||||
TNS : -2.289
|
||||
|
||||
Type : Minimum Pulse Width 'nCCAS'
|
||||
Slack : -2.289
|
||||
TNS : -2.289
|
||||
|
||||
Type : Minimum Pulse Width 'nCRAS'
|
||||
Slack : -2.289
|
||||
TNS : -2.289
|
||||
|
||||
------------------------------------------------------------
|
||||
0
cpld/output_files/UFM.qip
Executable file
0
cpld/output_files/UFM.qip
Executable file
25
cpld/output_files/greybox_tmp/cbx_args.txt
Executable file
25
cpld/output_files/greybox_tmp/cbx_args.txt
Executable file
|
|
@ -0,0 +1,25 @@
|
|||
ERASE_TIME=500000000
|
||||
INTENDED_DEVICE_FAMILY="MAX II"
|
||||
LPM_FILE=RAM4GS.mif
|
||||
LPM_HINT=UNUSED
|
||||
LPM_TYPE=altufm_none
|
||||
OSC_FREQUENCY=180000
|
||||
PORT_ARCLKENA=PORT_UNUSED
|
||||
PORT_DRCLKENA=PORT_UNUSED
|
||||
PROGRAM_TIME=1600000
|
||||
WIDTH_UFM_ADDRESS=9
|
||||
DEVICE_FAMILY="MAX II"
|
||||
CBX_AUTO_BLACKBOX=ALL
|
||||
arclk
|
||||
ardin
|
||||
arshft
|
||||
busy
|
||||
drclk
|
||||
drdin
|
||||
drdout
|
||||
drshft
|
||||
erase
|
||||
osc
|
||||
oscena
|
||||
program
|
||||
rtpbusy
|
||||
3
fp-lib-table
Normal file
3
fp-lib-table
Normal file
|
|
@ -0,0 +1,3 @@
|
|||
(fp_lib_table
|
||||
(lib (name stdpads)(type KiCad)(uri "$(KIPRJMOD)/../stdpads.pretty")(options "")(descr ""))
|
||||
)
|
||||
14386
gerber/RAM2GS-B_Cu.gbl
Normal file
14386
gerber/RAM2GS-B_Cu.gbl
Normal file
File diff suppressed because it is too large
Load Diff
1434
gerber/RAM2GS-B_Mask.gbs
Normal file
1434
gerber/RAM2GS-B_Mask.gbs
Normal file
File diff suppressed because it is too large
Load Diff
1815
gerber/RAM2GS-B_SilkS.gbo
Normal file
1815
gerber/RAM2GS-B_SilkS.gbo
Normal file
File diff suppressed because it is too large
Load Diff
53
gerber/RAM2GS-Edge_Cuts.gm1
Normal file
53
gerber/RAM2GS-Edge_Cuts.gm1
Normal file
|
|
@ -0,0 +1,53 @@
|
|||
G04 #@! TF.GenerationSoftware,KiCad,Pcbnew,(5.1.5-0-10_14)*
|
||||
G04 #@! TF.CreationDate,2020-07-05T22:44:08-04:00*
|
||||
G04 #@! TF.ProjectId,RAM2GS,52414d32-4753-42e6-9b69-6361645f7063,rev?*
|
||||
G04 #@! TF.SameCoordinates,Original*
|
||||
G04 #@! TF.FileFunction,Profile,NP*
|
||||
%FSLAX46Y46*%
|
||||
G04 Gerber Fmt 4.6, Leading zero omitted, Abs format (unit mm)*
|
||||
G04 Created by KiCad (PCBNEW (5.1.5-0-10_14)) date 2020-07-05 22:44:08*
|
||||
%MOMM*%
|
||||
%LPD*%
|
||||
G04 APERTURE LIST*
|
||||
%ADD10C,0.150000*%
|
||||
G04 APERTURE END LIST*
|
||||
D10*
|
||||
X113030000Y-139192000D02*
|
||||
G75*
|
||||
G02X112522000Y-139700000I-508000J0D01*
|
||||
G01*
|
||||
X56134000Y-139700000D02*
|
||||
G75*
|
||||
G02X55626000Y-139192000I0J508000D01*
|
||||
G01*
|
||||
X102870000Y-91186000D02*
|
||||
X48514000Y-91186000D01*
|
||||
X45974000Y-93726000D02*
|
||||
G75*
|
||||
G02X48514000Y-91186000I2540000J0D01*
|
||||
G01*
|
||||
X104394000Y-91694000D02*
|
||||
G75*
|
||||
G03X102870000Y-91186000I-1524000J-2032000D01*
|
||||
G01*
|
||||
X112522000Y-99822000D02*
|
||||
X104394000Y-91694000D01*
|
||||
X112522000Y-99822000D02*
|
||||
G75*
|
||||
G02X113030000Y-101346000I-2032000J-1524000D01*
|
||||
G01*
|
||||
X113030000Y-139192000D02*
|
||||
X113030000Y-101346000D01*
|
||||
X48514000Y-132080000D02*
|
||||
G75*
|
||||
G02X45974000Y-129540000I0J2540000D01*
|
||||
G01*
|
||||
X48514000Y-132080000D02*
|
||||
X55626000Y-132080000D01*
|
||||
X45974000Y-129540000D02*
|
||||
X45974000Y-93726000D01*
|
||||
X55626000Y-139192000D02*
|
||||
X55626000Y-132080000D01*
|
||||
X112522000Y-139700000D02*
|
||||
X56134000Y-139700000D01*
|
||||
M02*
|
||||
58505
gerber/RAM2GS-F_Cu.gtl
Normal file
58505
gerber/RAM2GS-F_Cu.gtl
Normal file
File diff suppressed because it is too large
Load Diff
4159
gerber/RAM2GS-F_Fab.gbr
Normal file
4159
gerber/RAM2GS-F_Fab.gbr
Normal file
File diff suppressed because it is too large
Load Diff
16046
gerber/RAM2GS-F_Mask.gts
Normal file
16046
gerber/RAM2GS-F_Mask.gts
Normal file
File diff suppressed because it is too large
Load Diff
25072
gerber/RAM2GS-F_Paste.gtp
Normal file
25072
gerber/RAM2GS-F_Paste.gtp
Normal file
File diff suppressed because it is too large
Load Diff
27705
gerber/RAM2GS-F_SilkS.gto
Normal file
27705
gerber/RAM2GS-F_SilkS.gto
Normal file
File diff suppressed because it is too large
Load Diff
46928
gerber/RAM2GS-In1_Cu.g2
Normal file
46928
gerber/RAM2GS-In1_Cu.g2
Normal file
File diff suppressed because it is too large
Load Diff
57098
gerber/RAM2GS-In2_Cu.g3
Normal file
57098
gerber/RAM2GS-In2_Cu.g3
Normal file
File diff suppressed because it is too large
Load Diff
6
gerber/RAM2GS-bottom.pos
Normal file
6
gerber/RAM2GS-bottom.pos
Normal file
|
|
@ -0,0 +1,6 @@
|
|||
### Module positions - created on Sunday, July 05, 2020 at 10:44:14 PM ###
|
||||
### Printed by Pcbnew version kicad (5.1.5-0-10_14)
|
||||
## Unit = mm, Angle = deg.
|
||||
## Side : bottom
|
||||
# Ref Val Package PosX PosY Rot Side
|
||||
## End
|
||||
7261
gerber/RAM2GS-drl_map.ps
Normal file
7261
gerber/RAM2GS-drl_map.ps
Normal file
File diff suppressed because it is too large
Load Diff
53
gerber/RAM2GS-top.pos
Normal file
53
gerber/RAM2GS-top.pos
Normal file
|
|
@ -0,0 +1,53 @@
|
|||
### Module positions - created on Sunday, July 05, 2020 at 10:44:14 PM ###
|
||||
### Printed by Pcbnew version kicad (5.1.5-0-10_14)
|
||||
## Unit = mm, Angle = deg.
|
||||
## Side : top
|
||||
# Ref Val Package PosX PosY Rot Side
|
||||
C1 10u C_0805 58.9280 -128.7780 180.0000 top
|
||||
C2 10u C_0805 109.9820 -127.8890 0.0000 top
|
||||
C3 10u C_0805 109.5000 -105.5500 0.0000 top
|
||||
C4 10u C_0805 107.7000 -116.1500 0.0000 top
|
||||
C5 2u2 C_0603 72.6000 -123.2500 270.0000 top
|
||||
C6 2u2 C_0603 81.8000 -123.2500 270.0000 top
|
||||
C7 2u2 C_0603 91.0000 -123.2500 270.0000 top
|
||||
C8 2u2 C_0603 100.2000 -123.2500 270.0000 top
|
||||
C9 2u2 C_0603 75.7000 -108.0500 90.0000 top
|
||||
C10 2u2 C_0603 76.3000 -117.4000 90.0000 top
|
||||
C11 2u2 C_0603 82.1500 -118.2500 0.0000 top
|
||||
C12 2u2 C_0603 89.1500 -118.2500 0.0000 top
|
||||
C13 2u2 C_0603 95.5000 -111.6500 270.0000 top
|
||||
C14 2u2 C_0603 95.1000 -108.0500 90.0000 top
|
||||
C15 2u2 C_0603 89.6500 -98.8500 0.0000 top
|
||||
C16 2u2 C_0603 82.6500 -98.8500 0.0000 top
|
||||
C17 2u2 C_0603 54.1500 -99.5500 0.0000 top
|
||||
C18 2u2 C_0603 51.3500 -102.1000 90.0000 top
|
||||
C19 2u2 C_0603 51.3500 -106.9000 90.0000 top
|
||||
C20 2u2 C_0603 51.3500 -110.9000 90.0000 top
|
||||
C21 2u2 C_0603 54.1500 -123.7500 0.0000 top
|
||||
C22 2u2 C_0603 64.1500 -123.7500 0.0000 top
|
||||
C23 2u2 C_0603 66.9500 -110.8000 270.0000 top
|
||||
C24 2u2 C_0603 66.9500 -106.0000 270.0000 top
|
||||
C25 2u2 C_0603 64.1500 -99.5500 0.0000 top
|
||||
FID1 Fiducial Fiducial 51.0540 -93.7260 0.0000 top
|
||||
FID2 Fiducial Fiducial 100.3300 -93.7260 0.0000 top
|
||||
FID3 Fiducial Fiducial 110.9980 -125.6030 0.0000 top
|
||||
FID4 Fiducial Fiducial 51.0540 -129.5400 0.0000 top
|
||||
R1 1k2 R_0805 96.3000 -101.7000 315.0000 top
|
||||
R2 22k R_0805 98.7500 -104.1500 135.0000 top
|
||||
R3 100 R_0805 71.7000 -125.6500 0.0000 top
|
||||
RN1 4x30 Yageo_YC124 73.3000 -108.3000 0.0000 top
|
||||
RN2 4x47 Yageo_YC124 70.3500 -102.3000 0.0000 top
|
||||
RN3 4x47 Yageo_YC124 70.3500 -104.9000 0.0000 top
|
||||
RN4 4x47 Yageo_YC124 103.9500 -120.1500 90.0000 top
|
||||
RN5 4x47 Yageo_YC124 106.6000 -120.1500 90.0000 top
|
||||
U1 EPM240T100 TQFP-100_14x14mm_P0.5mm 85.4000 -108.5500 0.0000 top
|
||||
U2 W9864G6KH-6 TSOP-II-54_22.2x10.16mm_P0.8mm 59.1500 -111.6500 0.0000 top
|
||||
U3 60M Crystal_SMD_3225-4Pin_3.2x2.5mm 70.1000 -110.9000 0.0000 top
|
||||
U4 74AHCT245 TSSOP-20_4.4x6.5mm_P0.65mm 77.0250 -125.4500 90.0000 top
|
||||
U5 74AHC245 TSSOP-20_4.4x6.5mm_P0.65mm 86.2250 -125.4500 90.0000 top
|
||||
U6 74LVT245 TSSOP-20_4.4x6.5mm_P0.65mm 95.4250 -125.4500 90.0000 top
|
||||
U7 74LVT245 TSSOP-20_4.4x6.5mm_P0.65mm 104.6250 -125.4500 90.0000 top
|
||||
U8 LD1117S33 SOT-223 105.3870 -111.1500 180.0000 top
|
||||
U9 74LVC1G04GW SOT-353 69.9000 -123.1500 0.0000 top
|
||||
U10 74LVC1G04GW SOT-353 69.8500 -107.9000 180.0000 top
|
||||
## End
|
||||
538
gerber/RAM2GS.drl
Normal file
538
gerber/RAM2GS.drl
Normal file
|
|
@ -0,0 +1,538 @@
|
|||
M48
|
||||
; DRILL file {KiCad (5.1.5-0-10_14)} date Sunday, July 05, 2020 at 10:44:09 PM
|
||||
; FORMAT={-:-/ absolute / inch / decimal}
|
||||
; #@! TF.CreationDate,2020-07-05T22:44:09-04:00
|
||||
; #@! TF.GenerationSoftware,Kicad,Pcbnew,(5.1.5-0-10_14)
|
||||
FMAT,2
|
||||
INCH
|
||||
T1C0.0079
|
||||
T2C0.0118
|
||||
T3C0.0150
|
||||
T4C0.0157
|
||||
T5C0.0197
|
||||
T6C0.0300
|
||||
T7C0.0433
|
||||
T8C0.0390
|
||||
T9C0.0935
|
||||
%
|
||||
G90
|
||||
G05
|
||||
T1
|
||||
X2.0217Y-4.2717
|
||||
X2.0217Y-4.3031
|
||||
X2.0571Y-4.0492
|
||||
X2.0571Y-4.2382
|
||||
X2.0571Y-4.3327
|
||||
X2.0571Y-4.3957
|
||||
X2.0571Y-4.8051
|
||||
X2.0689Y-3.9193
|
||||
X2.1024Y-3.8839
|
||||
X2.1024Y-3.9606
|
||||
X2.1024Y-4.8307
|
||||
X2.1476Y-3.9862
|
||||
X2.1476Y-4.0492
|
||||
X2.1476Y-4.1437
|
||||
X2.1476Y-4.2382
|
||||
X2.1476Y-4.3327
|
||||
X2.1476Y-4.3957
|
||||
X2.1476Y-4.8051
|
||||
X2.1516Y-4.4902
|
||||
X2.1516Y-4.5531
|
||||
X2.1516Y-4.6161
|
||||
X2.1516Y-4.6791
|
||||
X2.1516Y-4.7421
|
||||
X2.1614Y-3.8839
|
||||
X2.1614Y-3.9547
|
||||
X2.1693Y-4.4272
|
||||
X2.1732Y-4.5217
|
||||
X2.1732Y-4.5846
|
||||
X2.1732Y-4.6476
|
||||
X2.1732Y-4.7106
|
||||
X2.1732Y-4.7736
|
||||
X2.1752Y-4.0177
|
||||
X2.1752Y-4.0768
|
||||
X2.1752Y-4.1161
|
||||
X2.1752Y-4.1713
|
||||
X2.1752Y-4.2106
|
||||
X2.1752Y-4.2657
|
||||
X2.1752Y-4.3051
|
||||
X2.1752Y-4.3642
|
||||
X2.1909Y-4.4587
|
||||
X2.1949Y-3.9193
|
||||
X2.2815Y-4.3957
|
||||
X2.2815Y-4.8051
|
||||
X2.3287Y-3.9862
|
||||
X2.3287Y-4.0492
|
||||
X2.3287Y-4.0965
|
||||
X2.3287Y-4.1437
|
||||
X2.3287Y-4.1909
|
||||
X2.3287Y-4.2382
|
||||
X2.3287Y-4.2854
|
||||
X2.3287Y-4.3327
|
||||
X2.376Y-4.3957
|
||||
X2.376Y-4.8051
|
||||
X2.4626Y-3.9193
|
||||
X2.4823Y-4.0177
|
||||
X2.4823Y-4.0768
|
||||
X2.4823Y-4.1161
|
||||
X2.4823Y-4.1713
|
||||
X2.4823Y-4.2106
|
||||
X2.4823Y-4.2657
|
||||
X2.4823Y-4.3051
|
||||
X2.4823Y-4.3642
|
||||
X2.4961Y-3.8839
|
||||
X2.4961Y-3.9547
|
||||
X2.5098Y-3.9862
|
||||
X2.5098Y-4.0492
|
||||
X2.5098Y-4.1437
|
||||
X2.5098Y-4.2382
|
||||
X2.5098Y-4.3327
|
||||
X2.5098Y-4.3957
|
||||
X2.5098Y-4.8051
|
||||
X2.5512Y-4.9075
|
||||
X2.5551Y-3.8839
|
||||
X2.5551Y-3.9606
|
||||
X2.57Y-5.12
|
||||
X2.5886Y-3.9193
|
||||
X2.5886Y-4.8701
|
||||
X2.6004Y-3.9862
|
||||
X2.6004Y-4.0492
|
||||
X2.6004Y-4.1437
|
||||
X2.6004Y-4.3327
|
||||
X2.6004Y-4.3957
|
||||
X2.6004Y-4.8051
|
||||
X2.6024Y-4.6161
|
||||
X2.6024Y-4.6791
|
||||
X2.6024Y-4.7421
|
||||
X2.6043Y-4.4587
|
||||
X2.624Y-4.5217
|
||||
X2.626Y-4.5846
|
||||
X2.626Y-4.6476
|
||||
X2.626Y-4.7106
|
||||
X2.626Y-4.7736
|
||||
X2.6358Y-4.2362
|
||||
X2.6358Y-4.4252
|
||||
X2.6575Y-4.9291
|
||||
X2.6614Y-4.5098
|
||||
X2.6703Y-4.3917
|
||||
X2.6713Y-4.2028
|
||||
X2.6713Y-4.3327
|
||||
X2.6791Y-5.0295
|
||||
X2.6811Y-4.2736
|
||||
X2.6831Y-4.0079
|
||||
X2.6831Y-4.0472
|
||||
X2.6831Y-4.1102
|
||||
X2.6831Y-4.1496
|
||||
X2.6831Y-4.878
|
||||
X2.6929Y-4.4705
|
||||
X2.7185Y-4.8976
|
||||
X2.7205Y-3.9961
|
||||
X2.7205Y-4.0591
|
||||
X2.7205Y-4.0984
|
||||
X2.7205Y-4.1614
|
||||
X2.7303Y-4.7539
|
||||
X2.7717Y-5.0295
|
||||
X2.7815Y-4.5098
|
||||
X2.8189Y-3.9961
|
||||
X2.8189Y-4.0591
|
||||
X2.8189Y-4.0984
|
||||
X2.8189Y-4.1614
|
||||
X2.8189Y-4.2224
|
||||
X2.8228Y-4.7854
|
||||
X2.8228Y-4.8228
|
||||
X2.8228Y-4.8819
|
||||
X2.8268Y-5.0276
|
||||
X2.8563Y-4.0079
|
||||
X2.8563Y-4.0472
|
||||
X2.8563Y-4.1319
|
||||
X2.8583Y-4.0925
|
||||
X2.8583Y-4.7894
|
||||
X2.878Y-5.0315
|
||||
X2.885Y-5.12
|
||||
X2.8858Y-4.3248
|
||||
X2.8927Y-4.8228
|
||||
X2.8927Y-4.8819
|
||||
X2.9094Y-4.7402
|
||||
X2.9114Y-4.1358
|
||||
X2.9173Y-4.7776
|
||||
X2.9173Y-5.0098
|
||||
X2.9252Y-4.3661
|
||||
X2.9459Y-4.2835
|
||||
X2.9685Y-4.7776
|
||||
X2.9744Y-4.3169
|
||||
X2.9803Y-4.1909
|
||||
X2.9941Y-4.7461
|
||||
X3.0039Y-4.685
|
||||
X3.0098Y-4.9646
|
||||
X3.0138Y-4.0571
|
||||
X3.0138Y-4.0965
|
||||
X3.0138Y-4.1358
|
||||
X3.0138Y-4.1752
|
||||
X3.0157Y-4.2343
|
||||
X3.0157Y-4.2736
|
||||
X3.0197Y-4.7776
|
||||
X3.0197Y-4.9272
|
||||
X3.0394Y-4.5945
|
||||
X3.0394Y-4.6496
|
||||
X3.0394Y-4.9902
|
||||
X3.0453Y-4.7461
|
||||
X3.0512Y-4.9508
|
||||
X3.061Y-4.0098
|
||||
X3.062Y-5.1171
|
||||
X3.0728Y-4.5453
|
||||
X3.0807Y-4.6083
|
||||
X3.0925Y-4.7126
|
||||
X3.0965Y-4.7461
|
||||
X3.1024Y-4.5748
|
||||
X3.1063Y-4.0768
|
||||
X3.1063Y-4.1161
|
||||
X3.1063Y-4.1909
|
||||
X3.1063Y-4.2185
|
||||
X3.1063Y-4.2736
|
||||
X3.1083Y-4.0374
|
||||
X3.1102Y-4.4311
|
||||
X3.1122Y-4.1535
|
||||
X3.1142Y-4.3917
|
||||
X3.1181Y-4.3524
|
||||
X3.122Y-4.313
|
||||
X3.122Y-4.7776
|
||||
X3.1417Y-4.2579
|
||||
X3.1417Y-4.5256
|
||||
X3.1457Y-3.9232
|
||||
X3.1476Y-4.0394
|
||||
X3.1476Y-4.7461
|
||||
X3.1476Y-5.0098
|
||||
X3.1496Y-4.0768
|
||||
X3.1496Y-4.4114
|
||||
X3.1535Y-4.372
|
||||
X3.1575Y-4.2933
|
||||
X3.1575Y-4.3327
|
||||
X3.1713Y-4.6555
|
||||
X3.1732Y-5.0551
|
||||
X3.1752Y-4.6295
|
||||
X3.1831Y-4.5256
|
||||
X3.185Y-4.0453
|
||||
X3.185Y-4.8228
|
||||
X3.189Y-4.3681
|
||||
X3.1909Y-3.8858
|
||||
X3.1988Y-3.9232
|
||||
X3.2028Y-4.4921
|
||||
X3.2047Y-4.6909
|
||||
X3.2087Y-4.4016
|
||||
X3.2087Y-4.4409
|
||||
X3.2087Y-5.0098
|
||||
X3.2165Y-4.0787
|
||||
X3.2205Y-4.622
|
||||
X3.2224Y-4.5276
|
||||
X3.2264Y-5.0846
|
||||
X3.2283Y-5.0453
|
||||
X3.2402Y-3.9252
|
||||
X3.2402Y-4.0197
|
||||
X3.2421Y-4.4213
|
||||
X3.2421Y-4.4606
|
||||
X3.248Y-4.0571
|
||||
X3.248Y-4.622
|
||||
X3.25Y-4.5256
|
||||
X3.252Y-4.3848
|
||||
X3.2539Y-5.0551
|
||||
X3.2549Y-4.8228
|
||||
X3.2549Y-4.8819
|
||||
X3.2638Y-4.6909
|
||||
X3.2677Y-3.9252
|
||||
X3.2677Y-4.0197
|
||||
X3.2677Y-4.1614
|
||||
X3.2697Y-4.4921
|
||||
X3.2785Y-4.4114
|
||||
X3.2795Y-4.7776
|
||||
X3.2795Y-4.8681
|
||||
X3.2933Y-4.998
|
||||
X3.2953Y-4.2864
|
||||
X3.2972Y-4.0807
|
||||
X3.2972Y-4.6496
|
||||
X3.3031Y-4.5138
|
||||
X3.3051Y-4.438
|
||||
X3.3051Y-4.7776
|
||||
X3.3051Y-4.8681
|
||||
X3.3169Y-3.8878
|
||||
X3.3228Y-4.0531
|
||||
X3.3248Y-3.9252
|
||||
X3.3307Y-5.0098
|
||||
X3.3425Y-4.0177
|
||||
X3.3494Y-4.3406
|
||||
X3.3524Y-4.5138
|
||||
X3.3602Y-4.0512
|
||||
X3.3937Y-4.2431
|
||||
X3.4035Y-4.3947
|
||||
X3.4173Y-4.9213
|
||||
X3.4331Y-4.6831
|
||||
X3.435Y-4.8875
|
||||
X3.437Y-4.1447
|
||||
X3.4409Y-4.5098
|
||||
X3.4469Y-4.2963
|
||||
X3.4469Y-4.6555
|
||||
X3.4547Y-4.626
|
||||
X3.4626Y-3.9193
|
||||
X3.4665Y-3.8917
|
||||
X3.47Y-5.12
|
||||
X3.4764Y-4.4902
|
||||
X3.4911Y-4.1988
|
||||
X3.4961Y-4.5276
|
||||
X3.4961Y-4.622
|
||||
X3.5098Y-5.0098
|
||||
X3.5098Y-5.1004
|
||||
X3.5157Y-3.9252
|
||||
X3.5157Y-4.0177
|
||||
X3.5197Y-4.4173
|
||||
X3.5236Y-4.5276
|
||||
X3.5236Y-4.622
|
||||
X3.5354Y-4.1014
|
||||
X3.5354Y-5.0551
|
||||
X3.5413Y-4.4941
|
||||
X3.5433Y-3.9252
|
||||
X3.5433Y-4.0177
|
||||
X3.5453Y-4.253
|
||||
X3.5472Y-4.8228
|
||||
X3.5709Y-4.6555
|
||||
X3.5748Y-4.4764
|
||||
X3.5827Y-5.0059
|
||||
X3.5846Y-4.3917
|
||||
X3.5886Y-4.1545
|
||||
X3.5925Y-3.8917
|
||||
X3.6161Y-4.3287
|
||||
X3.6161Y-4.3563
|
||||
X3.6161Y-5.0551
|
||||
X3.6171Y-4.8228
|
||||
X3.6171Y-4.8819
|
||||
X3.6181Y-4.2343
|
||||
X3.6181Y-4.2736
|
||||
X3.6181Y-4.4114
|
||||
X3.6417Y-4.7776
|
||||
X3.6417Y-4.8681
|
||||
X3.6654Y-5.0098
|
||||
X3.6673Y-4.7776
|
||||
X3.6673Y-4.8681
|
||||
X3.6683Y-3.9685
|
||||
X3.6811Y-4.6594
|
||||
X3.6929Y-4.9823
|
||||
X3.7087Y-4.2343
|
||||
X3.7087Y-4.2736
|
||||
X3.7087Y-4.3307
|
||||
X3.7106Y-4.0059
|
||||
X3.7185Y-5.0098
|
||||
X3.7244Y-4.3661
|
||||
X3.7244Y-4.4252
|
||||
X3.7441Y-4.3169
|
||||
X3.7441Y-4.9803
|
||||
X3.75Y-4.7657
|
||||
X3.7697Y-5.0098
|
||||
X3.7717Y-4.0531
|
||||
X3.7933Y-4.628
|
||||
X3.7953Y-4.3661
|
||||
X3.7953Y-4.9803
|
||||
X3.8022Y-3.8346
|
||||
X3.8189Y-3.9528
|
||||
X3.8209Y-5.0098
|
||||
X3.8425Y-4.8976
|
||||
X3.8465Y-4.9803
|
||||
X3.872Y-5.0098
|
||||
X3.8976Y-3.8484
|
||||
X3.8976Y-5.0551
|
||||
X3.9094Y-4.8228
|
||||
X3.9272Y-4.0571
|
||||
X3.9331Y-3.7677
|
||||
X3.9547Y-4.0256
|
||||
X3.9567Y-3.8012
|
||||
X3.9587Y-5.0295
|
||||
X3.9665Y-4.1122
|
||||
X3.97Y-5.1475
|
||||
X3.9783Y-5.0551
|
||||
X3.9793Y-4.8228
|
||||
X3.9793Y-4.8819
|
||||
X3.9941Y-4.0846
|
||||
X3.998Y-3.998
|
||||
X4.0039Y-4.7776
|
||||
X4.0039Y-4.8681
|
||||
X4.0217Y-4.7146
|
||||
X4.0295Y-4.7776
|
||||
X4.0295Y-4.8681
|
||||
X4.0295Y-5.0098
|
||||
X4.0551Y-4.9803
|
||||
X4.0807Y-5.0098
|
||||
X4.0866Y-3.8799
|
||||
X4.1063Y-4.9803
|
||||
X4.122Y-4.1831
|
||||
X4.126Y-4.5256
|
||||
X4.128Y-4.6673
|
||||
X4.1319Y-5.0098
|
||||
X4.1378Y-4.2933
|
||||
X4.1447Y-4.7717
|
||||
X4.1575Y-4.9803
|
||||
X4.1614Y-4.1772
|
||||
X4.17Y-5.125
|
||||
X4.1831Y-5.0098
|
||||
X4.1949Y-4.626
|
||||
X4.219Y-5.113
|
||||
X4.2303Y-5.0098
|
||||
T2
|
||||
X1.85Y-3.845
|
||||
X1.85Y-4.045
|
||||
X1.85Y-4.245
|
||||
X1.85Y-4.445
|
||||
X1.85Y-4.645
|
||||
X1.85Y-4.845
|
||||
X1.85Y-5.045
|
||||
X1.965Y-5.16
|
||||
X1.97Y-3.74
|
||||
X1.97Y-3.94
|
||||
X1.97Y-4.545
|
||||
X1.97Y-4.745
|
||||
X1.97Y-4.945
|
||||
X2.065Y-3.63
|
||||
X2.065Y-3.83
|
||||
X2.07Y-5.045
|
||||
X2.165Y-3.73
|
||||
X2.165Y-5.16
|
||||
X2.265Y-3.63
|
||||
X2.265Y-3.83
|
||||
X2.3646Y-3.9291
|
||||
X2.365Y-3.735
|
||||
X2.43Y-5.155
|
||||
X2.465Y-3.63
|
||||
X2.4961Y-4.8346
|
||||
X2.52Y-5.155
|
||||
X2.5551Y-4.8327
|
||||
X2.565Y-3.735
|
||||
X2.62Y-5.155
|
||||
X2.665Y-3.63
|
||||
X2.72Y-5.155
|
||||
X2.765Y-3.735
|
||||
X2.765Y-3.935
|
||||
X2.82Y-5.155
|
||||
X2.865Y-3.63
|
||||
X2.87Y-3.83
|
||||
X2.92Y-5.155
|
||||
X2.9331Y-5.1102
|
||||
X2.9429Y-4.2205
|
||||
X2.965Y-3.735
|
||||
X3.02Y-5.155
|
||||
X3.065Y-3.63
|
||||
X3.065Y-3.83
|
||||
X3.12Y-5.155
|
||||
X3.165Y-3.73
|
||||
X3.22Y-5.155
|
||||
X3.265Y-3.63
|
||||
X3.32Y-5.155
|
||||
X3.42Y-5.155
|
||||
X3.465Y-3.63
|
||||
X3.5Y-3.8543
|
||||
X3.52Y-5.155
|
||||
X3.5433Y-4.8819
|
||||
X3.62Y-5.155
|
||||
X3.665Y-3.63
|
||||
X3.665Y-3.83
|
||||
X3.72Y-5.155
|
||||
X3.7598Y-4.4606
|
||||
X3.765Y-3.73
|
||||
X3.82Y-5.155
|
||||
X3.865Y-3.63
|
||||
X3.92Y-5.155
|
||||
X4.02Y-5.155
|
||||
X4.12Y-5.155
|
||||
X4.1673Y-4.5728
|
||||
X4.2Y-3.755
|
||||
X4.205Y-5.155
|
||||
X4.305Y-3.86
|
||||
X4.33Y-4.735
|
||||
X4.41Y-3.975
|
||||
X4.41Y-4.235
|
||||
X4.41Y-4.435
|
||||
X4.41Y-4.635
|
||||
X4.41Y-5.035
|
||||
T3
|
||||
X1.9823Y-4.3366
|
||||
X1.9823Y-4.3957
|
||||
X2.0217Y-4.1417
|
||||
X2.0217Y-4.4331
|
||||
X2.065Y-4.872
|
||||
X2.1024Y-4.9114
|
||||
X2.1614Y-4.8327
|
||||
X2.1614Y-4.9114
|
||||
X2.1988Y-4.872
|
||||
X2.245Y-5.07
|
||||
X2.29Y-5.02
|
||||
X2.4587Y-4.872
|
||||
X2.4961Y-4.9114
|
||||
X2.6358Y-4.2953
|
||||
X2.8031Y-4.4449
|
||||
X3.1811Y-4.8819
|
||||
X3.2195Y-4.7854
|
||||
X3.2244Y-3.8524
|
||||
X3.2835Y-3.8524
|
||||
X3.5394Y-4.6949
|
||||
X3.5591Y-3.8524
|
||||
X3.5827Y-4.7854
|
||||
X3.7441Y-4.187
|
||||
X3.7835Y-4.2244
|
||||
X3.7835Y-4.2835
|
||||
X3.9055Y-4.8819
|
||||
X3.9449Y-4.7854
|
||||
T4
|
||||
X1.9823Y-3.9902
|
||||
X1.9823Y-4.0492
|
||||
X1.9823Y-4.1791
|
||||
X1.9823Y-4.2382
|
||||
X2.0217Y-3.9528
|
||||
X2.0217Y-4.0866
|
||||
X2.6358Y-4.1043
|
||||
X2.8524Y-4.3996
|
||||
X3.4803Y-4.6969
|
||||
X3.8012Y-4.4252
|
||||
X3.9449Y-4.9213
|
||||
X4.2067Y-4.5236
|
||||
X4.3445Y-4.2047
|
||||
T5
|
||||
X3.9488Y-4.1791
|
||||
X3.9488Y-4.2776
|
||||
X3.9488Y-4.3366
|
||||
X3.9488Y-4.3957
|
||||
X3.9488Y-4.4547
|
||||
X3.9488Y-4.5138
|
||||
X3.9488Y-4.5728
|
||||
X4.0276Y-4.5728
|
||||
X4.1063Y-4.5728
|
||||
X4.2323Y-4.1555
|
||||
X4.2776Y-4.1024
|
||||
X4.3346Y-4.5728
|
||||
X4.3445Y-4.1024
|
||||
X4.3917Y-4.1555
|
||||
T6
|
||||
X2.27Y-5.14
|
||||
X2.37Y-5.14
|
||||
X4.0276Y-4.2579
|
||||
X4.0276Y-4.4941
|
||||
X4.1004Y-4.376
|
||||
X4.1969Y-4.2854
|
||||
X4.1969Y-4.376
|
||||
X4.1969Y-4.4665
|
||||
X4.27Y-5.14
|
||||
X4.2776Y-4.2185
|
||||
X4.3484Y-4.2854
|
||||
X4.3484Y-4.4665
|
||||
X4.3563Y-4.376
|
||||
T7
|
||||
X4.37Y-5.125
|
||||
X4.05Y-3.69
|
||||
X1.91Y-3.69
|
||||
X4.37Y-4.845
|
||||
X1.91Y-5.1
|
||||
T8
|
||||
X3.9677Y-3.8867
|
||||
X4.1516Y-4.1271
|
||||
X4.2081Y-4.0705
|
||||
T9
|
||||
X3.897Y-3.9574
|
||||
X4.0384Y-3.8159
|
||||
X4.0561Y-4.1165
|
||||
X4.1975Y-3.975
|
||||
T0
|
||||
M30
|
||||
5
sym-lib-table
Normal file
5
sym-lib-table
Normal file
|
|
@ -0,0 +1,5 @@
|
|||
(sym_lib_table
|
||||
(lib (name GW_Logic)(type Legacy)(uri "$(KIPRJMOD)/../GW_Parts/GW_Logic.lib")(options "")(descr ""))
|
||||
(lib (name GW_PLD)(type Legacy)(uri "$(KIPRJMOD)/../GW_Parts/GW_PLD.lib")(options "")(descr ""))
|
||||
(lib (name GW_RAM)(type Legacy)(uri "$(KIPRJMOD)/../GW_Parts/GW_RAM.lib")(options "")(descr ""))
|
||||
)
|
||||
Loading…
Reference in New Issue
Block a user